Advertisement

Third Party CAD Tools for FPGA Design—A Survey of the Current Landscape

  • Brent E. NelsonEmail author
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11444)

Abstract

The FPGA community is at an exciting juncture in the development of 3rd party CAD tools for FPGA design. Much has been learned in the past decade in the development and use of 3rd party tools such RapidSmith, Torc, and IceStorm. New independent open-source CAD tool projects are emerging which promise to provide alternatives to existing vendor tools. The recent release of the RapidWright tool suggests that Xilinx itself is interested in enabling the user community to develop new use cases and specialized tools for FPGA design. This paper provides a survey of the current landscape, discusses parts of what has been learned over the past decade in the author’s work with 3rd party CAD tool development, and provides some thoughts on the future.

Keywords

Computer-aided design CAD FPGA Digital circuits 

References

  1. 1.
    Abdelfattah, M., et al.: Transparent structural online test for reconfigurable systems. In: 2012 IEEE 18th International On-Line Testing Symposium (IOLTS), pp. 37–42, June 2012.  https://doi.org/10.1109/IOLTS.2012.6313838
  2. 2.
    Cannon, M., Keller, A., Wirthlin, M.: Improving the effectiveness of TMR designs on FPGAs with SEU-aware incremental placement. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 141–148, April 2018.  https://doi.org/10.1109/FCCM.2018.00031
  3. 3.
    Cannon, M.J., Keller, A.M., Rowberry, H.C., Thurlow, C.A., Pérez-Celis, A., Wirthlin, M.J.: Strategies for removing common mode failures from TMR designs deployed on SRAM FPGAs. IEEE Trans. Nuclear Sci. 1 (2018).  https://doi.org/10.1109/TNS.2018.2877579CrossRefGoogle Scholar
  4. 4.
    Das, A., Venkataraman, S., Kumar, A.: Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation. In: 2013 23rd International Conference on Field Programmable Logic and Applications (FPL), pp. 1–8, September 2013.  https://doi.org/10.1109/FPL.2013.6645498
  5. 5.
    Gantel, L., Benkhelifa, M., Lemonnier, F., Verdier, F.: Module Relocation in heterogeneous reconfigurable systems-on-chip using the Xilinx isolation design flow. In: 2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1–6, December 2012.  https://doi.org/10.1109/ReConFig.2012.6416763
  6. 6.
    Haroldsen, T., Nelson, B., Hutchings, B.: Packing a modern Xilinx FPGA using RapidSmith. In: 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1–6, November 2016.  https://doi.org/10.1109/ReConFig.2016.7857180
  7. 7.
    Haroldsen, T., Nelson, B., Hutchings, B.: RapidSmith 2: a framework for BEL-level CAD exploration on Xilinx FPGAs. In: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2015, pp. 66–69. ACM, New York (2015).  https://doi.org/10.1145/2684746.2689085
  8. 8.
    Haroldsen, T.D.: Academic packing for commercial FPGA architectures. Ph.D. thesis, Brigham Young University (BYU), Provo, Utah (2017). https://scholarsarchive.byu.edu/etd/6526
  9. 9.
    Hung, E., Eslami, F., Wilton, S.: Escaping the academic sandbox: realizing VPR circuits on Xilinx devices. In: 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 45–52, April 2013.  https://doi.org/10.1109/FCCM.2013.40
  10. 10.
    Hutchings, B.L., Keeley, J.: Rapid post-map insertion of embedded logic analyzers for Xilinx FPGAs. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 72–79, May 2014.  https://doi.org/10.1109/FCCM.2014.29
  11. 11.
    Hutchings, B.L., Monson, J., Savory, D., Keeley, J.: A power side-channel-based digital to analog converterfor Xilinx FPGAs. In: Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2014, pp. 113–116. ACM, New York (2014).  https://doi.org/10.1145/2554688.2554770
  12. 12.
    Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B.: HMFlow: accelerating FPGA compilation with hard macros for rapid prototyping. In: 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 117–124, May 2011.  https://doi.org/10.1109/FCCM.2011.17
  13. 13.
    Lavin, C., Kaviani, A.: RapidWright: enabling custom crafted implementations for FPGAs. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2018Google Scholar
  14. 14.
    Otero, A., de la Torre, E., Riesgo, T.: Dreams: a tool for the design of dynamically reconfigurable embedded and modular systems. In: 2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1–8, December 2012.  https://doi.org/10.1109/ReConFig.2012.6416740
  15. 15.
    Peterson, D., Bringmann, O., Schweizer, T., Rosenstiel, W.: StML: bridging the gap between FPGA design and HDL circuit description. In: 2013 International Conference on Field-Programmable Technology (FPT), pp. 278–285, December 2013.  https://doi.org/10.1109/FPT.2013.6718366
  16. 16.
    Pham, H., Pillement, S., Piestrak, S.J.: Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor. IEEE Trans. Comput. 62(6), 1179–1192 (2013).  https://doi.org/10.1109/TC.2012.55MathSciNetCrossRefzbMATHGoogle Scholar
  17. 17.
    Sari, A., Agiakatsikas, D., Psarakis, M.: A soft error vulnerability analysis framework for Xilinx FPGAs. In: Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2014, pp. 237–240. ACM, New York (2014).  https://doi.org/10.1145/2554688.2554767
  18. 18.
    Soll, O., Korak, T., Muehlberghuber, M., Hutter, M.: EM-based detection of hardware trojans on FPGAs. In: 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 84–87, May 2014.  https://doi.org/10.1109/HST.2014.6855574
  19. 19.
    Steiner, N., Wood, A., Shojaei, H., Couch, J., Athanas, P., French, M.: Torc: towards an open-source tool flow. In: Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2011, pp. 41–44. ACM, New York (2011).  https://doi.org/10.1145/1950413.1950425
  20. 20.
    Townsend, T.J.: Vivado design interface: enabling CAD-tool design for next generation Xilinx FPGA devices. Master’s thesis, Brigham Young University (BYU), Provo, Utah, July 2017. https://scholarsarchive.byu.edu/etd/6492
  21. 21.
    Wenzel, J., Hochberger, C.: RapidSoC: short turnaround creation of FPGA based SoCs. In: 2016 International Symposium on Rapid System Prototyping, RSP 2016, Pittsburg, PA, USA, 6–7 October 2016, pp. 86–92 (2016).  https://doi.org/10.1145/2990299.2990314
  22. 22.
    White, B., Nelson, B.: Tincr—a custom CAD tool framework for Vivado. In: 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14), pp. 1–6, December 2014.  https://doi.org/10.1109/ReConFig.2014.7032560
  23. 23.
    White, B.S.: Tincr: integrating custom CAD tool frameworks with the Xilinx Vivado design suite. Master’s thesis, Brigham Young University (BYU), Provo, Utah, December 2014. https://scholarsarchive.byu.edu/etd/4338
  24. 24.
    Wirthlin, M., Jensen, J., Wilson, A., Howes, W., Wen, S.J., Wong, R.: Placement of repair circuits for in-field FPGA repair. In: Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2013, pp. 115–124. ACM, New York (2013).  https://doi.org/10.1145/2435264.2435286
  25. 25.
    Wolf, C., Amesberger, D., Humenberger, E.: icoBoard (2016). http://icoboard.org/
  26. 26.
    Wolf, C., Glaser, J.: Yosys - a free Verilog synthesis suite. In: Proceedings of Austrochip, October 2013Google Scholar
  27. 27.
    Wolf, C., McMaster, J., Altherr, R., Ansell, T., et al.: Project X-ray (2018). https://github.com/SymbiFlow/prjxray/
  28. 28.
    Wolf, C., Milanović, M., Shah, D., Bazanski, S., Gisselquist, D., Hung, E., et al.: nextpnr (2018). https://github.com/YosysHQ/nextpnr
  29. 29.

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.NSF Center for Space, High-Performance, and Resilient Computing (SHREC), Department of Electrical and Computer EngineeringBrigham Young UniversityProvoUSA

Personalised recommendations