Advertisement

Future Work and Conclusions

  • Mauro SantosEmail author
  • Jorge Guilherme
  • Nuno Horta
Chapter
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 558)

Abstract

This chapter will present the future research work direction regarding calibration and architecture improvements. Two possible calibration schemes are presented and their advantages and drawbacks are discussed. A conversion architecture that solves the shortcomings identified in the architecture presented in this thesis is presented and its mode of operation is detailed. The concluding remarks will be drawn at the end of the chapter.

References

  1. 1.
    Y.-H. Seo, J.-S. Kim, H.-J. Park, J.-Y. Sim, A 1.25 ps resolution 8b cyclic TDC in 0.13 µm CMOS. IEEE J. Solid-State Circuits 47(3), 736–743 (2012)Google Scholar
  2. 2.
    Y.-H. Seo, J.-S. Kim, H.-J. Park, J.-Y. Sim, A 0.63 ps Resolution, 11b Pipeline TDC in 0.13 µm CMOS, in Symposium on VLSI Circuits (Honolulu, HI, 2011), pp. 152–153Google Scholar
  3. 3.
    H. Huang, C. Sechen, A 22 mW 227 Msps 11b self-tuning ADC based on time-to-digital conversion, in IEEE Dallas Circuits and Systems Workshop (DCAS) (Richardson, TX, 2009), pp. 1–4Google Scholar
  4. 4.
    M. Park, M.H. Perrott, A single-slope 80 MS/s ADC using Two-Step Time-to-Digital Conversion, in IEEE International Symposium on Circuits and Systems (Taipei, 2009), pp. 1125–1128Google Scholar
  5. 5.
    M.Z. Straayer, M.H. Perrott, An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC, in IEEE Symposium on VLSI Circuits (Honolulu, HI, 2008), pp. 82–83Google Scholar
  6. 6.
    S. Srinivasan, S. Mathew, V. Erraguntla, R. Krishnamurthy, A 4 Gbps 0.57 pJ/bit Process-voltage-temperature variation tolerant all-digital true random number generator in 45 nm CMOS, in 2009 22nd International Conference on VLSI Design (New Delhi, 2009), pp. 301–306Google Scholar
  7. 7.
    S.K. Mathew et al., 2.4 Gbps, 7 mW all-digital PVT-variation tolerant true random number generator for 45 nm CMOS high-performance microprocessors. IEEE J. Solid-State Circuits 47(11), 2807–2821 (2012)Google Scholar
  8. 8.
    S.K. Mathew et al., µRNG: A 300–950 mV, 323 Gbps/W all-digital full-entropy true random number generator in 14 nm FinFET CMOS. IEEE J. Solid-State Circuits 51(7), 1695–1704 (2016)Google Scholar
  9. 9.
    P.M. Figueiredo, J.C. Vital, Offset cancellation methods, in Offset Reduction Techniques in High-Speed Analog-to-Digital Converters: Analysis, Design and Tradeoffs, ed. by M. Ismail (Springer, 2009), Chap. 5, pp. 261–304Google Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Synopsys Portugal LdaPorto SalvoPortugal
  2. 2.Instituto Superior TécnicoInstituto TelecomunicaçõesLisbonPortugal
  3. 3.Instituto Superior TécnicoInstituto TelecomunicaçõesLisbonPortugal

Personalised recommendations