Analysis of Efficiency and THD in 7-Level Voltage Inverters with Reduced Number of Switches
This paper focuses on analyzes of theoretical efficiencies and total harmonic distortions of modern topologies of 7-level voltage inverters with reduced number of switches. Three different topologies of 7-level voltage inverters controlled with subharmonic PWM methods were built and analyzed in the Matlab/Simulink environment. The results are focused mainly on determining the THD of the output phase voltage and total power losses of the presented topologies. These parameters are used to determine the optimal circuit topology and modulation technique for control of the 7-level voltage inverter.
Keywords7- level voltage inverter Efficiency Reduced number of switches Subharmonic PWM Total harmonic distortion Total power losses
This paper was supported by the projects: Center for Intelligent Drives and Advanced Machine Control (CIDAM) project, Reg. No. TE02000103 funded by the Technology Agency of the Czech Republic and Project Reg. No. SP2018/162 funded by the Student Grant Competition of VSB – Technical University of Ostrava.
- 1.Gnana, P.M., Balamurugan, M., Umashankar, S.: A new multilevel inverter with reduced number of switches. IJPEDS 5(1), 63–70 (2014)Google Scholar
- 3.Komolafe, O.A., Olayiwola, O.I.: Gapped alternate phased opposite disposition pulse width modulation control for multilevel inverters. J. Eng. Appl. Sci. 9(4), 560–567 (2014). ARPNGoogle Scholar
- 4.Omar, R., et al.: Optimization of a three phase cascaded H-bridge multilevel inverters for harmonic elimination. AJBAS 10(14), 225–240 (2016)Google Scholar