Advertisement

Memristive Threshold Logic Networks

  • Irina Dolzhikova
  • Akshay Kumar Maan
  • Alex Pappachen JamesEmail author
Chapter
Part of the Modeling and Optimization in Science and Technologies book series (MOST, volume 14)

Abstract

Threshold logic gates (TLGs) are known for high-speed and low power consumption, which is essential for applications such as real-time processing and recognition of natural signals, as well as on-chip memory architecture and neural network implementation. Integration of memristors into the design allows extending the capabilities of threshold logic circuits. In this chapter, we review the hardware designs of memristive threshold logic (MTL) circuits that are inspired by the principle of neuron firing inside the brain. Variety of threshold architectures, their limitations and possible field of application are discussed.

References

  1. 1.
    Dara CB, Haniotakis T, Tragoudas S (2013) Low power and high speed current-mode memristor-based tlgs. In: 2013 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFT). IEEE, pp 89–94Google Scholar
  2. 2.
    Gao L, Alibart F, Strukov DB et al (2013) Programmable cmos/memristor threshold logic. IEEE Trans Nanotechnol 12(2):115–119CrossRefGoogle Scholar
  3. 3.
    James AP (2014) Threshnomics: an introduction to threshold logic in algorithms and circuits. J Comput Sci Syst Biol 7(6):1MathSciNetCrossRefGoogle Scholar
  4. 4.
    James AP, Francis LRV, Kumar DS (2014) Resistive threshold logic. IEEE Trans VLSI Syst 22(1):190–195CrossRefGoogle Scholar
  5. 5.
    James AP, Kumar DS, Ajayan A (2015) Threshold logic computing: memristive-CMOS circuits for fast fourier transform and vedic multiplication. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(11):2690–2694CrossRefGoogle Scholar
  6. 6.
    Maan AK, Kumar DS, Sugathan S, James AP (2015) Memristive threshold logic circuit design of fast moving object detection. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(10):2337–2341CrossRefGoogle Scholar
  7. 7.
    Manem H, Rajendran J, Rose GS (2012) Stochastic gradient descent inspired training technique for a CMOS/nano memristive trainable threshold gate array. IEEE Trans Circuits Syst I: Regul Pap 59(5):1051–1060MathSciNetCrossRefGoogle Scholar
  8. 8.
    McCulloch WS, Pitts W (1943) A logical calculus of the ideas immanent in nervous activity. Bull Math Biophys 5(4):115–133MathSciNetCrossRefGoogle Scholar
  9. 9.
    Rajendran J, Manem H, Karri R, Rose GS (2010) Memristor based programmable threshold logic array. In: Proceedings of the 2010 IEEE/ACM international symposium on nanoscale architectures. IEEE Press, pp 5–10Google Scholar
  10. 10.
    Rajendran J, Manem H, Karri R, Rose GS (2012) An energy-efficient memristive threshold logic circuit. IEEE Trans Comput 61(4):474–487MathSciNetCrossRefGoogle Scholar
  11. 11.
    Rajendran J, Manem H, Rose GS (2009) NDR based threshold logic fabric with memristive synapses. In: 9th IEEE conference on nanotechnology, 2009, IEEE-NANO 2009. IEEE, pp 725–728Google Scholar
  12. 12.
    Sharad M, Fan D, Roy K (2013) Ultra-low energy, high-performance dynamic resistive threshold logic. arXiv preprint arXiv:1308.4672
  13. 13.
    Tran T, Rothenbuhler A, Smith EHB, Saxena V, Campbell KA (2012) Reconfigurable threshold logic gates using memristive devices. In: 2012 IEEE Subthreshold microelectronics conference (SubVT). IEEE, pp 1–3Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Irina Dolzhikova
    • 1
  • Akshay Kumar Maan
    • 1
  • Alex Pappachen James
    • 1
    Email author
  1. 1.Nazarbayev UniversityAstanaKazakhstan

Personalised recommendations