DSP Implementation and Optimization of Pseudo Analog Video Transmission Algorithm
With the development of wireless video technology and embedded technology, a dedicated digital signal processor (DSP) can achieve the video transmission stably and flexibly. Some existing wireless video transmission algorithms do not perform well in response to complex channel environments. A pseudo-analog video algorithm that can be run in a dedicated instruction set was proposed. At the transmitter, the image data which are removed spatially redundant are divided into L-shaped blocks for power allocation, and the digital signal are sent to CRC and Turbo coding. Finally, the modulated digital signal and the pseudo-analog data after power allocation are sent to framing. The receiver includes channel estimation and de-framing, recovers digital signal and pseudo-analog signal through error detection and decoding. We have optimized the algorithm at the assembly level, so that the entire system is more flexible. The entire transfer system will run on the FPGA and hardware DSP boards for debugging.
KeywordsDSP DMA Dedicated instruction set Power allocation Turbo encoding Framing
This work was supported in part by the National Natural Science Foundation of China (Nos.61631017 and 61502341); National Science and Technology Support Plan (Grant no. 2012BAH15F03).
- 1.Fan, X., Wu, F., Zhao, D.: D-cast: Dsc based soft mobile video broadcast. In: ACM International Conference on Mobile and Ubiquitous Multimedia (2011)Google Scholar
- 2.Ding, Z., Wu, J., Yu, W., Han, Y.Q., Chen, X.H.: Pseudo analog video transmission based on LTE physical layer. In: IEEE/CIC International Conference on Communications in China (ICCC) (2016)Google Scholar
- 3.Jakubczak, S., Katabi, D.: Softcast:one-size-fits-all wireless video. In: ACM SIGCOMM 2010 Conference on Applications, Technologies, Architectures, and Protocols for Computer Communications (2010)Google Scholar
- 4.Zheng, S., Antonini, M., Cagnazzo, M., Guerrieri, L.: Softcast with per-carrier powerconstrained channels. In: IEEE International Conference on Image Processing (2016)Google Scholar
- 5.Jiang, J., Xia, P.F., Wu, J., Chen, S., Zhang, B.Y.: Pseudo-analog wireless stereo video transmission in hardware acceleration. In: 2017 9th International Conference on Wireless Communications and Signal Processing (2017)Google Scholar
- 6.Borkar, S., Chien, A.: The future of microprocessors: communications of the ACM, 54(67–77) (2011)Google Scholar
- 7.Zhao, C.X., Wu, J., Chen, X.: Design and implementation of a memory architecture in DSP for wireless communication. In: 2015 10th International Conference on Communications and Networking in China (2015)Google Scholar
- 8.Derby, J.H., Moreno, J.: A high-performance embedded DSP core with novel SIMD features. In: Acoustics, Speech, and Signal Processing, pp. 301–304 (2003)Google Scholar
- 9.Anderson, T., Bui, D., et al.: A 1.5 GHz VLIW DSP CPU with integrated floating point and fixed point instructions in 40 nm CMOS. In: 2011 20th IEEE Symposium on Computer Arithmetic (ARITH), pp. 82–86 (2011)Google Scholar