Advertisement

High-Level and Compact Design of Cross-Channel LTE DownLink Channel Encoder

  • Jieming Xu
  • Miriam LeeserEmail author
Conference paper
Part of the Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering book series (LNICST, volume 261)

Abstract

Field Programmable Gate Arrays (FPGAs) provide great flexibility and speed in Software Defined Radio (SDR). However, as a mobile wireless protocol, the LTE system needs to maintain coding procedures for different channels, and the hardware’s implementation is more complex than other wireless local area network (WLAN) specifications. Thus a compact and resource reusable LTE channel coder is needed as hardware resources and speed are the main pain points in SDR implementation. Traditional FPGA design and synthesis only focus on low levels of resource reuse, and IPs are independently designed without considering the whole system, which causes resource waste. In this paper, we describe a LTE downlink channel encoder processing chain implemented in FPGA hardware. Reuse in the whole system is done at a channel level and above, and scarce resources like BRAM are shared between processing units to maximize reuse. The system can efficiently process data and control channel signals at the same time using the same hardware. For the data channel, we use cross-component optimization to reduce the usage of BRAMs up to 25% for high volume data buffering. A novel rate matching design reduces the latency which improves the performance. By applying high-level reuse, the cross-component design can reduce resource usage while maintaining a good processing speed.

Keywords

LTE DL-SCH Reconfigurable hardware SDR 

Notes

Acknowlegdements

This research is funded in part with support from Mathworks.

References

  1. 1.
    Hassan, S.M., Zekry, A.: FPGA implementation of LTE downlink transceiver with synchronization and equalization. Commun. Appl. Electron. 2(2) (2015)Google Scholar
  2. 2.
    He, S., Hu, Q., Zhang, H.: Implementation of rate matching with low latency and little memory for LTE turbo code. J. Inf. Comput. Sci. 10(13), 4117–4125 (2013)CrossRefGoogle Scholar
  3. 3.
    Hwang, S.Y., Kim, D.H., Jhang, K.S.: Implementation of an encoder based on parallel structure for LTE systems. In: IEEE Wireless Communication and Networking, April 2010Google Scholar
  4. 4.
    Lenzi, K.G., de Figueiredo, F.A., Figueiredo, F.L.: Optimized rate matching architecture for a LTE-advanced FPGA-based PHY. In: IEEE CAS (2013)Google Scholar
  5. 5.
    Lenzi, K.G., Figueiredo, F.A., Bianco Filho, J.A., Figueiredo, F.L.: Fully optimized code block segmentation algorithm for LTE-Advanced. Int. J. Parallel Prog. 43(6), 988–1003 (2015)CrossRefGoogle Scholar
  6. 6.
    Reinhardt, S.: Technique for rate matching in a data transmission system, US Patent 8,446,300, 21 May 2013Google Scholar
  7. 7.
    Ronak, B., Fahmy, S.A.: Improved resource sharing for FPGA DSP blocks. In: Field Programmable Logic (FPL), pp. 1–4. IEEE (2016)Google Scholar
  8. 8.
    Santhanam, V., Kabra, L.: Optimal low power and scalable memory architecture for turbo encoder. In: DASIP, October 2012Google Scholar

Copyright information

© ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering 2019

Authors and Affiliations

  1. 1.Northeastern UniversityBostonUSA

Personalised recommendations