Constructing Canonical Strategies for Parallel Implementation of Isogeny Based Cryptography
Isogeny based cryptographic systems are one of the very competitive systems that are potentially secure against quantum attacks. The run time of isogeny based systems are dominated by a sequence of point multiplications and isogeny computations performed over supersingular elliptic curves in a specific order. The order of the sequence play an important role in the run time of the algorithms, and an optimal strategy can be efficiently determined yielding the minimum cost among all possible choices when a single processor is in use. In this paper, we generalize this idea and propose new algorithms that determine strategies for K processors under two different parallelization models: Per-Curve Parallelization (PCP) and Consecutive-Curve Parallelization (CCP). We present several recursive formulation of canonical strategies and their cost under the PCP model. As a result, we show how to construct the best (optimal) strategies under the PCP model. For some cryptographically interesting parameters, we obtain up to 24% (for \(K=2\)), 40% (for \(K=4\)), and 51% (for \(K=8\)) theoretical speed ups over the optimal strategies with one processor. The more general CCP model offers a refinement of PCP, and yields up to 30% (for \(K=2\)), 47% (for \(K=4\)), and 55% (for \(K=8\)) theoretical speed ups over the optimal strategies with one processor.
KeywordsSIDH Isogeny-based cryptography Parallelization
The authors would like to thank our reviewers for their comments and corrections. Research reported in this paper was supported by the Army Research Office under the award number W911NF-17-1-0311. The content is solely the responsibility of the authors and does not necessarily represent the official views of the Army Research Office.
- 4.Faz-Hernández, A., López, J., Ochoa-Jiménez, E., Rodríguez-Henríquez, F.: A faster software implementation of the supersingular isogeny Diffie-Hellman key exchange protocol. IEEE Trans. Comput. 2017Google Scholar
- 8.Koziel, B., Azarderakhsh, R., Mozaffari-Kermani, M.: fast hardware architectures for supersingular isogeny diffie-hellman key exchange on FPGA. In: Dunkelman, O., Sanadhya, S.K. (eds.) INDOCRYPT 2016. LNCS, vol. 10095, pp. 191–206. Springer, Cham (2016). https://doi.org/10.1007/978-3-319-49890-4_11CrossRefGoogle Scholar