Flow Characteristic-Aware Cache Replacement Policy for Packet Processing Cache

  • Hayato YamakiEmail author
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 886)


The increase in internet traffic amount becomes a serious problem for routers from the aspects of the packet processing throughput and the power consumption. Packet processing cache (PPC) is a promising approach to meet the requirements. PPC can reduce the number of accesses to ternary content addressable memory (TCAM), which accounts for a large percentage of the power consumption of a router, by storing the TCAM lookup results into a cache memory and reusing them. For PPC, the cache miss rate has significant impact on the throughput and the power consumption. Thus, reducing the number of cache misses is a main concern for PPC. In this study, we first analyze the elephant flows and mice flows in networks to reveal the packet behavior in PPC and propose a novel cache replacement policy based on the analysis. Hit dominance cache (HDC), proposed in this paper, gives high priority to the elephant flows and evicts the mice flows rapidly. Our simulation showed HDC can reduce the number of cache misses in PPC by up to 29.1% compared to conventional 4-way LRU PPC. In addition, we estimated the hardware cost of HDC by using Verilog-HDL and showed that it is comparable to those of 4-way LRU though HDC performs as if the cache was composed of 8-way set associative cache.


Core router Packet processing Cache replacement policy 


  1. 1.
    The Ministry, “Tabulation and Estimation of Internet Traffic in Japan,” (2016). Accessed 16 Mar 2017
  2. 2.
    METI, “Green IT Initiative in Japan”. Accessed 16 Mar 2017
  3. 3.
    Fan, J., Hu, C., He, K., Jiang, J., Liuy, B.: Reducing power of traffic manager in routers via dynamic on/off-chip scheduling. In: 2012 Proceedings of IEEE INFOCOM, Orlando, FL, pp. 1925–1933 (2012)Google Scholar
  4. 4.
    Zheng, X., Wang, X.: Comparative study of power consumption of a NetFPGA-based forwarding node in publish–subscribe Internet routing. Comput. Commun. 44, 36–43 (2014)CrossRefGoogle Scholar
  5. 5.
    Gamage, S., Pasqual, A.: High performance parallel packet classification architecture with popular rule caching. In: 2012 18th IEEE International Conference on Networks (ICON), Singapore, pp. 52–57 (2012)Google Scholar
  6. 6.
    Agrawal, B., Sherwood, T.: Ternary CAM power and delay model: extensions and uses. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(5), 554–564 (2008)CrossRefGoogle Scholar
  7. 7.
    Nawa, M. et al.: Energy-efficient high-speed search engine using a multi-dimensional TCAM architecture with parallel pipelined subdivided structure. In: 2016 13th IEEE Annual Consumer Communications & Networking Conference (CCNC), Las Vegas, NV, pp. 309–314 (2016)Google Scholar
  8. 8.
    Hewlett-Packard Development Company: Energy Efficient Networking - Business white paper (2011). Accessed 16 Mar 2017
  9. 9.
    Girish, C., Govindarajan, R.: Improving performance of digest caches in network processors. In: Proceedings of the 15th International Conference on High performance computing (HiPC 2008), India, pp. 6–17 (2008)Google Scholar
  10. 10.
    Agrawal, B., Sherwood, T.: Modeling TCAM power for next generation network devices. In: 2006 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 120–129 (2006)Google Scholar
  11. 11.
    Belady, L.A.: A study of replacement algorithms for a virtual-storage computer. IBM Syst. J. 5(2), 78–101 (1966)CrossRefGoogle Scholar
  12. 12.
    Chang, F., Feng, W.C., Li, K.: Efficient packet classification with digest caches. In: Proceedings of Third Workshop Network Processors and Applications (NP-3) (2005)CrossRefGoogle Scholar
  13. 13.
    Ata, S., Murata, M., Miyahara, H.: Efficient cache structures of IP routers to provide policy-based services. In: IEEE International Conference on Communications (ICC 2001), Helsinki, vol. 5, pp. 1561–1565 (2001)Google Scholar
  14. 14.
    Li, K., Chang, F., Berger, D., Wu-chang, F.: Architectures for packet classification caching. In: The 11th IEEE International Conference on Networks (ICON2003), Sydney, pp. 111–117 (2003)Google Scholar
  15. 15.
    Kim, N., Jean, S., Kim, J., Yoon, H.: Cache replacement schemes for data-driven label switching networks. In: 2001 IEEE Workshop on High Performance Switching and Routing, Dallas, TX, pp. 223–227 (2001)Google Scholar
  16. 16.
    Yamaki, H., Nishi, H.: An improved cache mechanism for a cache-based network processor. In: Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA 2012), Las Vegas, NV, pp. 1–7 (2012)Google Scholar
  17. 17.
    Yamaki, H., Nishi, H.: Line replacement algorithm for l1-scale packet processing cache. In: Adjunct Proceedings of the 13th International Conference on Mobile and Ubiquitous Systems: Computing Networking and Services (MOBIQUITOUS), Hiroshima, Japan, pp. 12–17 (2016)Google Scholar
  18. 18.
    Mori, T., Uchida, M., Kawahara, R., Pan, J., Goto, S.: Identifying elephant flows through periodically sampled packets. In: Proceedings of the 4th ACM SIGCOMM Conference on Internet Measurement (IMC 2004), pp. 115–120. ACM, New York (2004)Google Scholar
  19. 19.
    Okuno, M., Nishi, H.: Network-processor acceleration-architecture using header-learning cache and cache-miss handler. In: The 8th World Multi-Conference on Systemics, Cybernetics and Informatics (SCI2004), pp. 108–113Google Scholar
  20. 20.
    RIPE Network Coordination Centre: Réseaux IP Européens Network Coordination Centre RIPE NCC. Accessed 16 Mar 2017
  21. 21.
    WIDE MAWI WorkingGroup: MAWI Working Group Traffic Archive. Accessed 17 Aug 2016
  22. 22.
    Karedla, R., Love, J.S., Wherry, B.G.: Caching strategies to improve disk system performance. Computer 27(3), 38–46 (1994)CrossRefGoogle Scholar
  23. 23.
    North Carolina State University: FreePDK45:Contents. Accessed 1 Sept 2017

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of Computer and Network EngineeringThe University of Electro-CommunicationsChofuJapan

Personalised recommendations