Partition Based Product Term Retiming for Reliable Low Power Logic Structure

  • S. JalajaEmail author
  • A. M. Vijaya Prakash
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 886)


Filtering is the one of the core element in any of the low power VLSI signal processing architecture. Increasing filter tap length will cause on the hardware complexity and lead to more power dissipation. The digital circuit requires some specialized algorithm to achieve high speed or low power consumption thereby to increase the chip performance. In this research work a modified retiming algorithm is proposed to reduce power dissipation by placing the Flip flops at the resultant multiplication of the output nodes. The proposed architecture equations are simplified in terms of sum of product term and distribute the weight of product terms by applying retiming method. In the proposed architecture design the flip flops are placed to fan out of partition multiplication to minimize the switching activity factor. In this paper, to prove the performance of chip sum-of-product term retiming is applied, this can be implemented for any digital circuit to reduce total power. The proposed algorithms have been implemented in cadence EDA tool and the results are proved by using finite-impulse response (FIR) and infinite-impulse response (IIR) filters. Using Digital Signal Processing (DSP) application, proposed algorithm is synthesized to ensure that power saving is achieved compared to existing method. The method proves Energy per sample (EPS) as much better than node-splitting and node-merging technique. Experimental results shows power dissipation is minimized compared to other FIR architecture. Complete design task is modeled using Data Flow Graph (DFG) to achieve more precise result.


Sum-of-product term retiming Low power logic Partition node Retimed data flow graph 


  1. 1.
    Kumar, B., Meher, M.P.K.: A high-performance FIR filter architecture for fixed and reconfigurable applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2015)Google Scholar
  2. 2.
    Leiserson, C., Rose, F., Saxe, J.B.: Optimizing synchronous circuitry by retiming. In: Proceeding of the Caltech Conference on VLSI, 3rd edn. (1983)Google Scholar
  3. 3.
    Leiserson, C., Rose, F., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica (1991)Google Scholar
  4. 4.
    Gomez-Prado, D., Ciesielski, M., Tessier, R.: FPGA latency optimization using system-level transformations and DFG restructuring. In: DATE Conference (2013)Google Scholar
  5. 5.
    Venkataramani, G., Gu, Y.: System-level retiming and pipelining. In: IEEE 2nd Annual International Symposium on Field Programmable Custom Computing Machines (2014)Google Scholar
  6. 6.
    Monteiro, J., Devadas, S., Ghosh, A.: Retiming sequential circuits for low power. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (1993)Google Scholar
  7. 7.
    Lalgudi, K.N., Papaefthymiou, M.: Fixed phase retiming for low power. In: Proceedings of the International Symposium of Low Power Electronic Devices (1996)Google Scholar
  8. 8.
    Sinanoglu, O., Agrawal, V.D.: Retiming scan circuit to eliminate timing penalty. In: Proceedings of IEEE International Conference (2012)Google Scholar
  9. 9.
    Meher, P.K.: On efficient retiming of fixed-point circuits. Trans. Very Large Scale Integr. (VLSI) Syst. (2016)Google Scholar
  10. 10.
    Nanda, R.: DSP architecture optimization in MATLAB/Simulink environment, M.S. thesis, University of California, Los Angeles (2008)Google Scholar
  11. 11.
    Samanta, S., Chakraborty, M.: FPGA based implementation of high speed tunable Notch Filter using pipelining and unfloding. In: IEEE Conference (2014)Google Scholar
  12. 12.
    Simon, S., Schimpfle, C.V., Wroblewski, M., Nossek, J.A.: Retiming of latches for power reduction of DSP design. In: Proceedings of the IEEE International Symposium on Circuits and Systems (1997)Google Scholar
  13. 13.
    Elloumi, Y., Akil, M., Bedoui, M.H.: Execution time optimization using delayed multidimensional retiming. In: IEEE/ACM 16th International Symposium on Distributed Simulation and Real Time Applications (2012)Google Scholar
  14. 14.
    Hara-Azumi, Y., Matsuba, T., Tomiyama, H., Honda, S., Takada, H.: Selective resource sharing with RT-level retiming for clock enhancement in high-level synthesis. In: 2012 IEEE 14th International Conference on High Performance Computing and Communications (2014)Google Scholar
  15. 15.
    Che, W., Chatha, K.S.: Unrolling and retiming of stream applications onto embedded multicore processors. In: DAC (2012)Google Scholar
  16. 16.
    Zhu, X.-Y., Basten, T., Geilen, M., Stuijk, S.: Efficient retiming of multirate DSP algorithms. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 31(6) (2012)CrossRefGoogle Scholar
  17. 17.
    Park, S.Y., Meher, P.K.: Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst., II, Exp. Briefs 61(7) (2014)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of Electronics and Communication Engineering, Bangalore Institute of TechnologyResearch Scholar, Visvesvaraya Technological UniversityBangaloreIndia
  2. 2.Department of Electronics and Communication EngineeringBangalore Institute of TechnologyBangaloreIndia

Personalised recommendations