Design of 14-Bit SAR ADC with Improved Linearity and Signal Dependent Charge Re-Cycling

  • A. R. Athira Nair
  • K. Nisha Jose
Conference paper
Part of the Lecture Notes on Data Engineering and Communications Technologies book series (LNDECT, volume 26)


This paper presents two digital-to-analog (DAC) switching schemes aiming at reducing the non-linearity and a signal dependent charge re-cycling scheme aiming at saving the energy consumption for a 14-bit successive approximation register (SAR) analog-to-digital converter (ADC). The proposed method can improve integral non-linearity (INL) from 0.19 to 0.34 LSB value and differential non-linearity (DNL) value from 0.01 to 0.25 LSB. Furthermore the signal dependent charge re-cycling scheme includes a modified capacitive-DAC (CDAC) which retain MSB voltage of previous sample and utilize it throughout the successive conversions. This avoids the MSB capacitors from random switching and minimizes energy consumed in SAR logic and comparator circuit.


Analog-to- digital converter(ADC) Capacitive digital-to-analog converter (CDAC) Charge re-cycling Digital-to-analog converter (DAC) Differential non-linearity (DNL) Integral non-linearity (INL) Successive approximation register (SAR) ADC 


  1. 1.
    Lin, Jin.-Yi., Hsieh, Chih.-Cheng.: A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 70–79 (2015)CrossRefGoogle Scholar
  2. 2.
    Tai, H.-Y., Hu, Y.-S., Chen, H.-W., Chen, H.-S.: 11.2 A 0.85 fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40 nm CMOS. In: 2014 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 196–197. IEEE (2014)Google Scholar
  3. 3.
    Scott, Michael.D., Boser, Bernhard.E., Pister, Kristofer.S.J.: An ultralow-energy ADC for smart dust. IEEE J. Solid-State Circuits 38(7), 1123–1129 (2003)CrossRefGoogle Scholar
  4. 4.
    Verma, Naveen., Chandrakasan, Anantha.P.: An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes. IEEE J. Solid-State Circuits 42(6), 1196–1205 (2007)CrossRefGoogle Scholar
  5. 5.
    Mortezapour, Siamak., Lee, Edward.K.F.: A 1-V, 8-bit successive approximation ADC in standard CMOS process. IEEE J. Solid-State Circuits 35(4), 642–646 (2000)CrossRefGoogle Scholar
  6. 6.
    Lin, Chi.-Sheng., Liu, Bin.-Da.: A new successive approximation architecture for low-power low-cost CMOS A/D converter. IEEE J. Solid-State Circuits 38(1), 54–62 (2003)CrossRefGoogle Scholar
  7. 7.
    Hong, Hao.-Chiao., Lee, Guo.-Ming.: A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC. IEEE J. Solid-State Circuits 42(10), 2161–2168 (2007)CrossRefGoogle Scholar
  8. 8.
    Ginsburg, B.P., Chandrakasan, A.P.: An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In: IEEE International Symposium on Circuits and Systems, 2005. ISCAS 2005, pp. 184–187. IEEE (2005) Google Scholar
  9. 9.
    Choi, R.Y., Tsui, C.: A low energy two-step successive approximation algorithm for ADC design. In: IEEE International Symposium on Circuits and Systems. ISCAS 2009, pp. 17–20. IEEE, 2009Google Scholar
  10. 10.
    Liu, Chun.-Cheng., Chang, Soon.-Jyh., Huang, Guan.-Ying., Lin, Ying.-Zu.: A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE J. Solid-State Circuits 45(4), 731–740 (2010)CrossRefGoogle Scholar
  11. 11.
    Yuan, C., Lam, Y.: Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electron. Lett. 48(9), 482–483 (2012)CrossRefGoogle Scholar
  12. 12.
    Zhu, Zhangming., Xiao, Yu., Song, Xiaoli.: V CM-based monotonic capacitor switching scheme for SAR ADC. Electron. Lett. 49(5), 327–329 (2013)CrossRefGoogle Scholar
  13. 13.
    Xie, Liangbo., Wen, Guangjun., Liu, Jiaxin., Wang, Yao.: Energy-efficient hybrid capacitor switching scheme for SAR ADC. Electron. Lett. 50(1), 22–23 (2014)CrossRefGoogle Scholar
  14. 14.
    Zhu, Y., Chan, C.-H., Chio, U.-F., Sin, S.-W., Seng-Pan, U., Martins, R.P., Maloberti, F.: A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circuits 45(6), 1111–1121 (2010)CrossRefGoogle Scholar
  15. 15.
    Chaturvedi, V., Anand, T., Amrutur, B.: An, 8-to-1 bit 1-MS/s SAR ADC with VGA and integrated data compression for neural recording. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11, 2034–2044 (2013)CrossRefGoogle Scholar
  16. 16.
    Ginsburg, Brian.P., Chandrakasan, Anantha.P.: 500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC. IEEE J. Solid-State Circuits 42(4), 739–747 (2007)CrossRefGoogle Scholar
  17. 17.
    Lee, J.-S., Park, I.-C.: Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters. In: IEEE International Symposium on Circuits and Systems. ISCAS 2008. pp. 236–239. IEEE (2008)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringSree Chithra Thirunal College of EngineeringTrivandrumIndia

Personalised recommendations