Advertisement

Image Processing Architecture Using DTCWT Modified Distributed Algorithm for Plant Phenotyping

  • T. R. Yashavantha KumarEmail author
  • S. L. PinjareEmail author
  • P. Cyril Prasanna RajEmail author
Conference paper
Part of the Lecture Notes on Data Engineering and Communications Technologies book series (LNDECT, volume 26)

Abstract

In this paper, image transformation algorithm into wavelet sub bands is carried out using Dual Tree Complex Wavelet Transform (DTCWT) and the corresponding architecture is implemented on FPGA. For efficient hardware implementation of DTCWT architecture on FPGA platform Distributive Arithmetic Algorithm (DAA) is designed based on modified methods and symmetry property of filter coefficients. The symmetry in filter coefficients reduce the filter length by half and the multiplierless logic reduces computation complexity. DTCWT that comprises of two pairs of low pass and high pass filters that re designed using modified DA algorithm. The design implemented operates at maximum frequency of 290 MHz with power dissipation limited to 1 W occupying less than 10% of Spartan 6 FPGA resources.

Keywords

DTCWT DA algorithm FPGA Image compression Multiplierless logic Shift and add method 

Notes

Acknowledgement

The authors would like to acknowledge the owners of plant phenotyping data base for permitting to download the data sets from the weblink www.plant-phenotyping.org. We also thank Reva University for giving an environment required for carrying out research work.

References

  1. 1.
    Christopoulos, C., Skodras, A., Ebrahimi, T.: The JPEG2000 still image coding system: an overview. IEEE Trans. Consum. Electron. 46(4), 1103–1127 (2000)CrossRefGoogle Scholar
  2. 2.
    Taubman, D.: High performance scalable image compression with EBCOT. IEEE Trans. Image Process. 9, 1158–1170 (2000)CrossRefGoogle Scholar
  3. 3.
    Kim, B.-J., Xiong, Z., Pearlman, W.A.: Low bit-rate scalable video coding with 3-d set partitioning in hierarchical trees (3-D SPIHT). IEEE Trans. Circ. Syst. Video Technol. 10(8), 1374–1387 (2000)CrossRefGoogle Scholar
  4. 4.
    Shapiro, J.M.: Embedded image coding using zero trees of wavelet coefficients. IEEE Trans. Signal Process. 41, 3445–3462 (1993)CrossRefGoogle Scholar
  5. 5.
    Fang, L.H., Jie, X.H., Feng, M.G.: Images compression using dual tree ComplexWavelet transform. In: International Conference on Information Science and Management Engineering, vol. 01, pp. 559–562 (2010)Google Scholar
  6. 6.
    Lewis, S., Knowles, G.: Image compression using the 2-D wavelet transform. IEEE Trans. Image Process. 1, 244–250 (1992)CrossRefGoogle Scholar
  7. 7.
    Chang, Y.-N., Li, Y.-S.: Design of highly efficient VLSI architectures for 2-D DWT and 2-D IDWT. In: IEEE Workshop on Signal Processing Systems, pp. 26–28 (2001)Google Scholar
  8. 8.
    Cheng, C., Parhi, K.K.: High-speed VLSI implement of 2-D discrete wavelet transform. IEEE Trans. Signal Process. 56(1), 393–403 (2008)MathSciNetCrossRefGoogle Scholar
  9. 9.
    Neumann, J., Steidl, G.: Dual–tree complex wavelet transform in the frequency domain and an application to signal classification. Int. J. Wavelets Multiresolut. Inf. Process. IJWMIP 30, 43–65 (2004)zbMATHGoogle Scholar
  10. 10.
    White, S.A.: Applications of distributed arithmetic to digital signal processing. IEEE ASSP Magaz. 6(3), 4–19 (1989)CrossRefGoogle Scholar
  11. 11.
    Chen, Y., Cao, X., Xie, Q., Peng, C.: An area efficient high performance DCT distributed architecture for video compression. In: Proceedings of the International Conference on Advanced Communications Technology, pp. 238–241 (2007)Google Scholar
  12. 12.
    Peng, C., Cao, X., Yu, D., Zhang, X.: A 250 MHz optimized distributed architecture of 2D DC T. In: Proceedings of the International Conference on ASIC, pp. 189–192 (2007)Google Scholar
  13. 13.
    Allred, D.J., Yoo, H., Krishnan, V., Huang, W., Anderson, D.V.: LMS adaptive filters using distributed arithmetic for high throughput. IEEE Trans. Circ. Syst. I 52(7), 1327–1333 (2005)Google Scholar
  14. 14.
    Yoo, H., Anderson, D.V.: Hardware-efficient distributed arithmetic architecture for high order digital filters. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 125–128, March 2005Google Scholar
  15. 15.
    Chang, T.-S., Chen, C., Jen, C.-W.: New distributed arithmetic algorithm and its application IDCT. In: IEEE Proceedings Circuits, Devices and Systems, vol. 146, no. 4, pp. 159–162, August 1999Google Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of ECEREVA UniversityBangaloreIndia
  2. 2.Department of ECENITTE Meenakshi Institute of TechnologyBangaloreIndia
  3. 3.Department of ECEM.S. Engineering CollegeBangaloreIndia
  4. 4.Government Engineering CollegeHaveriIndia

Personalised recommendations