Substrate biasing and noise coupling

  • Xavier Aragonès
  • José Luis González
  • Antonio Rubio
Chapter

Abstract

In this chapter an analysis of different alternatives for substrate biasing is presented. In previous chapters we analyzed the characteristics of noise propagation and coupling to and from devices were analyzed. Now we will focus on the noise propagated through power-supply lines. Noisy supply lines may couple disturbances through the substrate contacts, and noise at the substrate may be coupled to analog supply lines, too. A simulation analysis is here presented, from which the advantages and drawbacks of bias approaches, number of substrate contacts, or the effect of pads, are discussed. The chapter also contains an evaluation of the probability of latch-up in some of the biasing situations proposed, triggered either by noise at supply lines or by substrate noise.

Keywords

Supply Line Guard Ring Substrate Noise Switching Block Switching Noise 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in to check access.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, N.K. Verghese, T.J. Schmerbeck, DJ. Allstot, Kluwer Academic Publishers, 1995.MATHCrossRefGoogle Scholar
  2. [2]
    M. Ingels, M.S. Steyaert, “Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Interference in Mixed-Mode IC’s”, IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1136–1141, July 1997.CrossRefGoogle Scholar
  3. [3]
    R. Senthinathan, J.L. Prince, “Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices”, IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1724–1728, November 1991.CrossRefGoogle Scholar
  4. [4]
    C. Huang, Y. Yang, J.L. Prince, “A Simultaneous Switching Noise Design Algorithm for Leadframe Packages with or without Ground Plane”, IEEE Trans. Components, Packaging and Manufacturing Technology-Part B, vol. 19, no. 1, pp. 15–22, February 1996.CrossRefGoogle Scholar
  5. [5]
    C.-T. Tsai, W.-Y. Yip, “An Experimental Technique for Full Package Inductance Matrix Characterization”, IEEE Trans. Components, Packaging and Manufacturing Technology-Part B, vol. 19, no. 2, pp. 338–343, May 1996.CrossRefGoogle Scholar
  6. [6]
    Influència de les Interconnexions en el Disseny Microelectronic, Francesc Moll, PhD Thesis, Department of Electronic Engineering, Universitat Politècnica de Catalunya, Barcelona, 1995.Google Scholar
  7. [7]
    C.-T. Tsai, W.-Y. Yip, “An Experimental Technique for Full Package Inductance Matrix Characterization”, IEEE Trans. Components, Packaging and Manufacturing Technology-Part B, vol. 19, no. 2, pp. 338–343, May 1996.CrossRefGoogle Scholar
  8. [8]
    D.K. Su, M.J. Loinaz, S. Masui, B.A. Wooley, “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits”, IEEE J. Solid-State Circuits, vol. 28, no.4, pp. 420–430, April 1993.CrossRefGoogle Scholar
  9. [9]
    J.M. Williamson, M.S. Nakhla, Q. Zhang, P.D. van der Puije, “Ground Noise Minimization in Integrated Circuit Packages through Pin Assignment Optimization”, IEEE Trans. Components, Packaging and Manufacturing — Part B, vol. 19, no. 2, pp. 361–367, May 1996.CrossRefGoogle Scholar
  10. [10]
    D.B. Estreich, R.W. Dutton, “Modeling Latch-Up in CMOS Integrated Circuits”, IEEE Trans, on CAD of Integrated Circuits and Systems, vol. 1, no. 4, pp. 157–162, October 1982.CrossRefGoogle Scholar
  11. [11]
    CMOS Devices and Technology VLSI, John Y. Chen, Prentice-Hall, 1990.Google Scholar
  12. [12]
    A. Ochoa, W. Dawes, D. Estreich, “Latch-up Control in CMOS Integrated Circuits”, IEEE Trans. Nuclear Science, vol. 26, no. 6, pp.5065–5068, December 1979.CrossRefGoogle Scholar
  13. [13]
    M.R. Pinto, R.W. Dutton, “Accurate Trigger Condition Analysis for CMOS Latchup”, IEEE Electron Device Letters, vol. 6, no. 2, pp. 100–102, February 1985.CrossRefGoogle Scholar
  14. [14]
    S. Odanata, M. Wakabayashi, T. Ohzone, “The Dynamics of Latchup Turn-on Behaviour in Scaled CMOS”, IEEE Trans. Electron Devices, vol. 32, no. 7, pp. 1334–1340, July 1985.CrossRefGoogle Scholar
  15. [15]
    R.E. Bank, W.M. Coughran, W. Fichtner, E.H. Grosse, D.J. Rose, R.K. Smith, “Transient Simulation of Silicon Devices and Circuits”, IEEE Trans. Electron Devices, vol. 32, no. 10, pp. 1992–2007, October 1985.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 1999

Authors and Affiliations

  • Xavier Aragonès
    • 1
  • José Luis González
    • 1
  • Antonio Rubio
    • 1
  1. 1.Universitat Politècnica de Catalunya (UPC)Spain

Personalised recommendations