Survey of Parallel Processing in Simulation

  • J. G. Pearce
  • P. Holliday
  • J. O. Gray
Chapter
Part of the Applied Information Technology book series (AITE)

Abstract

This paper explores the possibilities of advanced fifth-generation parallel computing applied to continuous-system simulation by examination of current philosophies, and their supporting hardware and software. Already these advanced techniques are being applied in simulation, and this paper examines both commercially available approaches, typified by attached array processors such as Floating Point Systems AP-120B and specialised simulation computers such as Applied Dynamics AD 10, together with more experimental projects such as ESA’s MPRS. The specific projects are preceded by a review of parallel processing which particularly refers to the requirements of on-line real-time simulation as well as presenting a general discussion of the more conventional approaches. This is followed by a detailed examination of the various approaches which have been taken to exploit parallel processing. Finally, consideration is given to the software aspects of parallel processing, in particular the implications on Continuous System Simulation Languages.

Keywords

Clock Period Parallel Processor Direct Memory Access Array Processor Program Memory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in to check access.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Carver, M.B., 1978, Efficient integration over discontinuities in o.d.e. simulations. Maths and Comp. in Simulation.Google Scholar
  2. 2.
    Crosbie, R.E. and Hay, J.L., 1974, Digital techniques for the simulation of discontinuities. Proc. Summer Computer Simulation Conf., Houston, July 1974, AFIPS Press.Google Scholar
  3. 3.
    Alexander, P., 1981, Array Processor design concepts. Computer Design, December 1981, pp. 163–172.Google Scholar
  4. 4.
    Karplus, W.J., 1977, Peripheral processors for high-speed simulation. Simulation, vol. 29, No. 5, pp. 143–153.CrossRefGoogle Scholar
  5. 5.
    Alexander, P., 1979, The array processor as an intelligent simulation co-processor. Proc. Summer Computer Simulation Conf., pp. 2–13.Google Scholar
  6. 6.
    Chen, Y.P. and McAlpine, G., 1984, A real-time hardware-in-the-loop missile simulation using the DPS-2400 as an executive controller. Peripheral array Processors, Simulation Series 14:2. The Society for Computer Simulation, pp. 115–124.Google Scholar
  7. 7.
    Crosbie, R.E., Hay, J.L., Javey, S., Narotam, M.D. and Slater, J.B., 1981, Simulation studies with modern computer structures. ESA Contract No. 4155/79/NL/PP(SC), Final Report, Salford University Industrial Centre.Google Scholar
  8. 8.
    Kemmler, K. and Martson, W., 1978, The array processor AP-120B/190L for Simulation Applications, Proc. Military Electronics Defence Expo, pp. 43–53.Google Scholar
  9. 9.
    Charlesworth, A.E., 1981, An approach to scientific array processing: the architectural design of the AP-120B/FPS-164 Family. IEEE Computer, 14, pp. 18–27.CrossRefGoogle Scholar
  10. 10.
    Kushner, E.J., 1982, Recent developments in the hardware and software provided by floating point systems. Peripheral Array Processors, Simulation Series 11:1, The Society for Computer Simulation, pp. 39–47.MathSciNetGoogle Scholar
  11. 11.
    Kushner, E.J., 1984, Parallel processing: the approach selected by floating point systems for providing a new generation of cost effective array processors and scientific computers. Peripheral Array Processors, Simulation Series 14:2, The Society for Computer Simulation, pp. 27–37.Google Scholar
  12. 12.
    Borgioli, R.C., 1982, Real-time performance considerations in array processing. Peripheral Array Processors, Simulation Series 11:1. The Society for Computer Simulation, pp. 49–60.Google Scholar
  13. 13.
    Fadden, E.J., 1982, The System 10 Plus: A major advance in scientific computing. Peripheral Array Processors, Simulation Series 11:1, The Society for Computer Simulation, pp. 61–75.Google Scholar
  14. 14.
    Fadden, E.J., 1984, The System 10 Plus: Broader horizons. Peripheral Array Processors, Simulation Series 14:2. The Society for Computer Simulation, pp. 53–70.Google Scholar
  15. 15.
    Crosbie, R.E. and Slater, J.B., 1981, Simulation Studies with modern computer structures, Report 2, Part II, Salford University Industrial Centre Ltd.Google Scholar
  16. 16.
    Hay, J.L., 1985, ESL — Advanced simulation language for parallel processors. Proc. of 1st European Workshop on Parallel Processing Techniques for Simulation.Google Scholar
  17. 17.
    Wiley, P., 1979, Interfacing peripherals directly to an array processor. Computer Design, vol. 18, No. 8, pp. 158–164.Google Scholar
  18. 18.
    Cohen, D., 1982, The impact of VLSI on peripheral array processors. Peripheral Array Processors, Simulation Series 11:1. The Society for Computer Simulation, pp. 33–38.Google Scholar
  19. 19.
    McAlpine, G.L., 1982, Dimensional processing system: A controller for multi-processor architectures. Peripheral Array Processors, Simulation Series 11:1. The Society for Computer Simulation, pp. 139–157.Google Scholar
  20. 20.
    Burns, J.F., 1981, Greater throughput with multiple array processors. Computer Design, pp. 207–211.Google Scholar
  21. 21.
    Karplus, W.J., 1984, The changing role of peripheral array processors. Simulation Series 14:2. The Society for Computer Simulation, pp. 1–13.Google Scholar

Copyright information

© Plenum Press, New York 1986

Authors and Affiliations

  • J. G. Pearce
    • 1
  • P. Holliday
    • 1
  • J. O. Gray
    • 1
  1. 1.Department of Electronic and Electrical EngineeringUniversity of SalfordSalford LancsUSA

Personalised recommendations