Defect and Fault Tolerance in VLSI Systems pp 149-160 | Cite as
Fault Diagnosis of Linear Processor Arrays
Abstract
We present a comparison-based algorithm for identifying faulty and fault-free elements in a wafer-scale linear array of processors (or other logic elements). Only nearest neighbor communication is assumed to be possible between the processors in the array. Because the algorithm is simple and requires no storage of test vectors or test outcomes, it is ideally suited for implementation on the wafer to provide the capability for built-in production (or post production) testing. We show that surprisingly this algorithm achieves high accuracy of diagnosis over a wide range of yields even though the diagnosis may be based on a high proportion of results produced by faulty processors. Quantitative and qualitative reasoning validate the efficiency of the algorithm.
Preview
Unable to display preview. Download preview PDF.
References
- 1.Y-H. Choi, S. Han and M. Malek, “Fault Diagnosis of Reconfigurable Systolic Arrays,” Proc. ICCD., 451: 455 (1984).Google Scholar
- 2.H. Hellwagner, “Fault Detection in Partially Utilized Systolic Arrays,” Proceedings of the First Intl. Conference on Comp. Technology, Systems and Applications, 716:719, Hamburg (1987).Google Scholar
- 3.A. Das, K. B. Lakshmanan, K. Thulasiraman and V.K. Agarwal, “Distributed Diagnosis For Regular Interconnected Systems,” Second International Conference on Supercomputing, vol.3, 277: 283 (1987). pp. 277–283.Google Scholar
- 4.Y-H. Choi, D. Fussell and M. Malek, “Token Triggered Systolic Diagnosis of Wafer Scale Arrays,” Proceedings of the International Workshop on WSI, 246:258, Southampton, England (1985).Google Scholar
- 5.I. Koren, “A reconfigurable and fault-tolerant VLSI multiprocessor array,” Eighth Annual Symposium on Computer Architecture, 425: 440 (1981).Google Scholar
- 6.W.R. Moore, A.P.H. McCabe and V. Bawa, “ Fault tolerance in a large bit-level systolic array,” in: Wafer-scale Integration, Adam Hilger, Bristol, England (1986).Google Scholar
- 7.A. L. Rosenberg, “The Diogenes Approach to Testable Fault-Tolerant Array of Processors,” IEEE Trans. on Computers., vol. 0–32, 902: 910 (1983).Google Scholar
- 8.A. K. Somani and V. K. Agarwal, “System Level Diagnosis in Systolic Systems,” Proc. ICCD., 445: 450 (1984).Google Scholar
- 9.Y-H. Choi, D. Fussell and M. Malek, “Straight-Line Testing of Wafer-Scale Switch Arrays,” Proceedings of the International Conference on Computer-Aided Design (1986).Google Scholar