Advanced Traffic Shaping Combined with Efficient DMA Transfer
Chapter
Abstract
We present a software-based cell-level scheduler for an ATM network adapter with advanced shaping mechanisms supporting priorities and fair sharing in overload situations. Furthermore, a scalable integration of the cell-level scheduling and the scheduling of DMA transfers is shown. The general architecture for the adapter is presented, we discuss how shaping and scheduling can be combined, and present measurements from our PentiumPro prototype implementation. The measurements show that such an adapter can shape and schedule more than 1000 connections at an aggregate rate of 155 Mbit/s.
Keywords
Burst Size Priority Class Network Adapter Cycle Count Proportional Sharing
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Preview
Unable to display preview. Download preview PDF.
References
- [ATMF96]ATM Forum: Traffic management specification, version 4.0, ATM Forum/af-tm-0056.000, April 1996Google Scholar
- [CCRP95]Coulson, G., Campbell, A., Robin, P., Papathomas, M., Blair, G., Sheperd, D.: The design of a QoS-controlled ATM-based communication system in Chorus, IEEE Journal on Selected Areas in Communications, vol. 13, no. 4, pp. 686–699, May 1995CrossRefGoogle Scholar
- [DrBa96]Druschel, P., Banga, G.: Lazy Receiver Processing (LRP): A Network Subsystem Architecture for Server Systems, Proceedings of the USENIX Association Second Symposium on Operating Systems Design and Implementation (OSDI ′96), Seattle, Washington, October 1996Google Scholar
- [Fuji97]Fujitsu, ALC (MB86687A), http://www.fuiitsu.comGoogle Scholar
- [GGPS96]Georgiadis, L.; Guerin, R., Peris, V., Sivarajan, K.N.: Efficient network QoS provisioning based on per node traffic shaping, IEEE/ACM Trans. Networking, vol. 4, pp. 482–501, August 1996CrossRefGoogle Scholar
- [GoPa95]Gopalakrishnan, R., Parulkar, G.: A Framework for QoS Guarantees for Multimedia Applications within an Endsystem, 1. Joint Conference of the Gesellschaft für Informatik and the Schweizer Informatikgesellschaft, Zürich, September 1995Google Scholar
- [LSI97]LSI Logic, ATMizer II (L64363), http://www.lsilogic.comGoogle Scholar
- [RBGW97]Rexford, J., Bonomi, F., Greenberg, A., Wong, A.: A Scalable Architecture for Fair Leaky-Bucket Shaping, IEEE Infocom 1997, pp. 1056–1064Google Scholar
- [SIEM97]SIEMENS, SARE (PBX4110), http://www.siemens.deGoogle Scholar
- [TrSm93]Traw, C.B.S., Smith, J.M.: Hardware/software organization of a high-performance ATM host interface, IEEE Journal on Selected Areas in Communication, vol. 11, no. 2, February 1993, pp.240–253CrossRefGoogle Scholar
- [WrLi97]Wrege, D.E, Liebeherr, J.: A Near-Optimal Packet Scheduler for QoS networks, IEEE Infocom 1997, Kobe, 1997.Google Scholar
- [Varm97]Varma, A., Stiliadis, D.: Hardware Implementation of Fair Queuing Algorithms for Asynchronous Transfer Mode Networks, IEEE Communications Magazine, vol. 35, no. 12Google Scholar
Copyright information
© Springer Science+Business Media Dordrecht 1999