Abstract
This chapter provides a complete definition of an entity with its applications. All the concurrent statements of an architecture are examined.
Keywords
Signal Assignment Package Body Concurrent Statement VHDL Code Timing Violation
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Preview
Unable to display preview. Download preview PDF.
Copyright information
© Springer Science+Business Media New York 1995