Abstract
Verilog reg, integer, and time variables are uninitialized when simulation begins, and have a logic value of X. Verilog real and realtime variables have a value of 0.0 when simulation begins.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sutherland, S. (2002). Variable initial value at declaration. In: Verilog — 2001. The Springer International Series in Engineering and Computer Science, vol 652. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-1713-9_7
Download citation
DOI: https://doi.org/10.1007/978-1-4615-1713-9_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5691-2
Online ISBN: 978-1-4615-1713-9
eBook Packages: Springer Book Archive