Winning the SoC Revolution pp 229-253 | Cite as
Real-Time System-on-a-Chip Emulation
Abstract
The productivity gap between the designer and the opportunities for silicon integration places increasing pressure on system verification in particular. A comprehensive design flow for digital systems from high-level algorithmic specifications to FPGA-based emulation and final ASIC implementation is presented. The design is entered only using a component library with predictable performance, therefore, enabling rapid system development and easing the verification burden. Hardware emulation, from this description, enables rapid prototyping of large systems where gate-level simulations are impractical. The primary goal of the emulator is to support design space exploration of real-time algorithms. The design environment is customized towards low-power and data-flow dominant architectures, particularly focusing on applications related to wireless communications. The design process of a 1 Mbit/s transmission system is explored, demonstrating the design convenience and the early performance analysis.
Key words
Electronic design automation hardware emulation rapid prototyping field-programmable gate-arrayPreview
Unable to display preview. Download preview PDF.
References
- 1.J. Babb, R. Tessier, and A. Agarwal, “Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,” Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 142–151, Apr. 5–7, 1993.Google Scholar
- 2.M. Butts, J. Batcheller, and J. Varghese, “An Efficient Logic Emulation System,” Proc. 1992 lEEE Int’l Conf. Computer Design: VLSI in Computers and Processors, pp. 138–141, Oct. 11–14, 1992.Google Scholar
- 3.M. Courtoy, “Rapid Prototyping for Communications Design Validation,” Conference Record Southcon/96, pp. 49–54, June 25–27, 1996.Google Scholar
- 4.W.R. Davis, et al., “A Design Environment for High-Throughput, Low-Power Dedicated Signal Processing Systems,” IEEE J. Solid-State Circuits, Vol. 37, No. 3, Mar. 2002.Google Scholar
- 5.H. Krupnova, Dinh Duc Anh Vu, G. Saucier, and M. Boubal, “Real Time Prototyping Method and a Case Study,” Proc. 1998 9th Int 7 Workshop on Rapid System Prototyping, pp. 13–18, June 3–5, 1998.Google Scholar
- 6.H. Krupnova, C. Rabedaoro, and G. Saucier, “FPGA Partitioning for Rapid Prototyping: A 1 Million Gate Design Case Study,” Proc. 1999 IEEE Int’1 Workshop on Rapid System Prototyping, pp. 13–18, June 16–18, 1999.Google Scholar
- 7.A.D. Pimentel, et al., “Exploring Embedded-Systems Architectures with Artemis,” Computer, Vol. 34, No. 11, pp. 57–63, Nov. 2001.MathSciNetCrossRefGoogle Scholar
- 8.F. Slomka, M Dorfel, R. Munzenberger, and R. Hofmann, “Hardware/Software codesign and Rapid Prototyping of Embedded Systems,” IEEE Design & Test of Computers, Vol. 17, No. 2, pp. 28–38, Apr.–June 2000.CrossRefGoogle Scholar
- 9.B. Spitzer, M. Kuhl, and K.D. Muller-Glaser, “A Methodology for Architecture-Oriented Rapid Prototyping,” Proc. 12th Int’l Workshop on Rapid System Prototyping, pp. 200–205, June 25–27, 2001.Google Scholar
- 10.www.rnathworks.com.Google Scholar
- 11.www.xilinx.com.Google Scholar