Advertisement

System Verilog Assertions

  • Ashok B. Mehta
Chapter

Abstract

An assertion is simply a check against the specification of your design that you want to make sure never violates. If the specs are violated, you want to see a failure.

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  1. 1.Los GatosUSA

Personalised recommendations