Advertisement

hArtes: Holistic Approach to Reconfigurable Real-Time Embedded Systems

  • Georgi KuzmanovEmail author
  • Vlad Mihai Sima
  • Koen Bertels
  • José Gabriel F. de Coutinho
  • Wayne Luk
  • Giacomo Marchiori
  • Raffaele Tripiccione
  • Fabrizio Ferrandi
Chapter

Abstract

When targeting heterogeneous, multi-core platforms, system and application developers are not only confronted with the challenge of choosing the best hardware configuration for the application they need to map, but also the application has to be modified such that certain parts are executed on the most appropriate hardware component. The hArtes toolchain provides (semi) automatic support to the designer for this mapping effort. A hardware platform was specifically designed for the project, which consists of an ARM processor, a DSP and an FPGA. The ­toolchain, targeting this platform but potentially targeting any similar system, has been tested and validated on several computationally intensive applications and resulted in substantial speedups as well as drastically reduced development times. We report speedups of up to nine times compared against a pure ARM based execution, and mapping can be done in minutes. The toolchain thus allows for easy design space exploration to find the best mapping, given hardware availability and real time execution constraints.

Keywords

Embed System Reconfigurable Hardware RISC Processor Main Board Audio Application 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Helmerich et.al., Study of Worldwide Trends and R&D Programmes in Embedded Systems in View of Maximising the Impact of a Technology Platform in the Area, 2005.Google Scholar
  2. 2.
    Future of Embedded Systems Technology, BCC Co, Inc., 2005, Report Code: IFT016B, http://www.bccresearch.com/report/IFT016B.html.
  3. 3.
    Venture Development Capital, Multi-core computing in Embedded Systems, white paper, 2007.Google Scholar
  4. 4.
    [Online]. Available: http://www.hipeac.net/roadmap.
  5. 5.
    [Online]. Available: http://www.nutech.com/.
  6. 6.
    [Online]. Available: http://www.scilab.org/.
  7. 7.
    F. Ferrandi, L. Fossati, M. Lattuada, G. Palermo, D. Sciuto, and A. Tumeo, “Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs,” in Proceedings of International Embedded Systems Symposium 2007 (ISSS 2007), 2007, pp. 172–192.Google Scholar
  8. 8.
    F. Ferrandi, M. Lattuada, C. Pilato, and A. Tumeo, “Performance Estimation for Task Graphs Combining Sequential Path Profiling and Control Dependence Regions,” in Proceedings of ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), Cambridge, MA, USA, 2009, pp. 131–140.Google Scholar
  9. 9.
    W. Luk, J. Coutinho, T. Todman, Y. Lam, W. Osborne, K. Susanto, Q. Liu, and W. Wong, “A High-Level Compilation Toolchain for Heterogeneous Systems,” in Proceedings of IEEE International SoC Conference (SOCC), September 2009.Google Scholar
  10. 10.
    Y. Lam, J. Coutinho, W. Luk, and P. Leong, “Mapping and Scheduling with Task Clustering for Heterogeneous Computing Systems,” in Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL08), September 2008.Google Scholar
  11. 11.
    S. Vassiliadis, S. Wong, S. D. Cotofana, The Molen ρμ-coded Processor”, in Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL 2001), Springer-Verlag Lecture Notes in Computer Science (LNCS) Vol. 2147, pp. 275–285, Belfast, UK, August 2001.Google Scholar
  12. 12.
    S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, E. Panainte, “The Molen Polymorphic Processor,” in IEEE Transactions on Computers, Nov. 2004, Vol. 53, Issue 11, pp. 1363–1375.CrossRefGoogle Scholar
  13. 13.
    S. Vassiliadis, G. Kuzmanov, S. Wong, E. M. Panainte, G. N. Gaydadjiev, K. Bertels, and D. Cheresiz, “PISC: Polymorphic Instruction Set Computers,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC 2006), March 2006, pp. 274–286.Google Scholar
  14. 14.
    S. Vassiliadis, G. Gaydadjiev, K. Bertels, and E. Moscu Panainte, “The Molen Programming Paradigm,” in Proceedings of the third Int’l Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS 2003), pp. 1–7, July 2003.Google Scholar
  15. 15.
    Y. D. Yankova, G. Kuzmanov, K. Bertels, G. N. Gaydadjiev, Y. Lu, and S. Vassiliadis, “DWARV: DelftWorkbench Automated Reconfigurable VHDL Generator,” in In Proc. of the 17th International Conference on Field Programmable Logic and Applications (FPL07), August 2007, pp. 697–701.Google Scholar
  16. 16.
    Koen Bertels, Vlad Mihai Sima, Yana Yankova, Georgi Kuzmanov, Wayne Luk, José Gabriel F. Coutinho, Fabrizio Ferrandi, Christian Pilato, Marco Lattuada, Donatella Sciuto, Andrea Michelotti “HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms,” IEEE Micro 30(5): 88–97 (2010)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  • Georgi Kuzmanov
    • 1
    Email author
  • Vlad Mihai Sima
    • 2
  • Koen Bertels
    • 2
  • José Gabriel F. de Coutinho
    • 3
  • Wayne Luk
    • 3
  • Giacomo Marchiori
    • 4
  • Raffaele Tripiccione
    • 4
  • Fabrizio Ferrandi
    • 5
  1. 1.Computer Engineering Lab, Faculty Electrical Engineering, Mathematics and Computer ScienceTechnische Universiteit Delft, TUDDelftThe Netherlands
  2. 2.Computer Engineering Lab, Faculty Electrical Engineering, Mathematics and Computer ScienceTechnische Universiteit Delft, TUDDelftThe Netherlands
  3. 3.Department of ComputingImperial College LondonLondonUK
  4. 4.Dipartimento di FisicaUniversità di FerraraFerraraItaly
  5. 5.Dipartimento di Elettronica e InformazionePolitechnico di MilanoMilanoItaly

Personalised recommendations