Power-Aware Testing and Test Strategies for Low Power Devices

pp 1-29


Fundamentals of VLSI Testing

  • Laung-Terng WangAffiliated withSynTest Technologies Inc. Email author 
  • , Charles E. StroudAffiliated withAuburn University

* Final gross prices may vary according to local VAT.

Get Access


Very-large-scale integration (VLSI) testing encompasses all spectrums of test methods and structures embedded in a system-on-chip (SOC) to ensure the quality of manufactured devices during manufacturing test. The test methods typically include fault simulation and test generation, so that quality test patterns can be supplied to each device. The test structures often employ specific design for testability (DFT) techniques, such as scan design and built-in self-test (BIST), to test the digital logic portions of the device. To provide readers with basic understanding of the most recent DFT advances in logic testing, memory testing, and SOC testing for low-power device applications, this chapter covers a number of fundamental test methods and DFT structures to facilitate testing of modern SOC circuits. These methods and structures are required to improve the product quality and reduce the defect level and test cost of the manufactured devices, while at the same time simplifying the test, debug, and diagnosis tasks.