A Power-Efficient Methodology for Mapping Applications on Multi-Processor, System-on-Chip Architectures

  • Giovanni Beltrame
  • Donatella Sciuto
  • Christina Silvano
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 249)

This work introduces an application mapping methodology and case study for multi-processor on-chip architectures. Starting from the description of an application in standard sequential code (e.g. in C), first the application is pro- filed, parallelized when possible, then its components are moved to hardware implementation when necessary to satisfy performance and power constraints. After mapping, with the use of hardware objects to handle concurrency, the application power consumption can be further optimized by a task-based scheduler for the remaining software part, without the need for operating system support. The key contributions of this work are: a methodology for high-level hardware/software partitioning that allows the designer to use the same code for both hardware and software models for simulation, providing nevertheless preliminary estimations for timing and power consumption; and a task-based scheduling algorithm that does not require operating system support. The methodology has been applied to the co-exploration of an industrial case study: an MPEG4 VGA real-time encoder.

References

  1. 1.
    Keutzer, K., Newton, A., Rabaey, J., Sangiovanni-Vincentelli, A.: System-level design: Or-thogonalization of concerns and platform-based design. IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems 19 (2000) 1523-1543CrossRefGoogle Scholar
  2. 2.
    Paulin, P.G., Pilkington, C., Langevin, M., Bensoudane, E., Nicolescu, G.: Parallel program-ming models for a multi-processor SoC platform applied to high-speed traffic management. In: CODES+ISSS’04: Proceedings of the Conference. (2004) 48-53Google Scholar
  3. 3.
    Cai, L., Gajski, D.: Transaction level modeling: an overview. In: CODES+ISSS’03: Pro-ceedings of the Conference. (2003) 19-24Google Scholar
  4. 4.
    Beltrame, G., Sciuto, D., Silvano, C., Paulin, P., Bensoudane, E.: An application mapping methodology and case study for multi-processor on-chip architectures. In: VLSI-SoC’06: Proceedings of the Conference. (2006)Google Scholar
  5. 5.
    Paulin, P.G., Pilkington, C., Bensoudane, E.: StepNP: A system-level exploration platform for network processors. IEEE Design and Test of Computers 1 (2002) 2-11Google Scholar
  6. 6.
    Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A.: Metropolis: An integrated electronic system design environment. IEEE Computer 34 (2003) 45-52Google Scholar
  7. 7.
    Dziri, M.A., Cesrio, W., Wagner, F.R., Jerraya, A.A.: Unified component integration flow for multi-processor soc design and validation. In: DATE’04: Proceeding of the Conference. (2004)Google Scholar
  8. 8.
    Jersak, M., Henia, R., Ernst, R.: Context-aware performance analysis for efficient embedded system design. In: DATE’04: Proceedings of the Conference. (2004)Google Scholar
  9. 9.
    Pop, T., Eles, P., Peng, Z.: Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems. In: CODES’02: Proceedings of the Symposium. (2002) 187-192Google Scholar
  10. 10.
    Pimentel, A.D., Lieverse, P., van der Wolf, P., Hertzberger, L., Deprettere, E.F.: Exploring embedded-systems architectures with Artemis. IEEE Computer 34(11) (2001) 57-63Google Scholar
  11. 11.
    Kempf, T., Doerper, M., Leupers, R., Ascheid, G., Meyr, H., Kogel, T., Vanthournout, B.: A modular simulation framework for spatial and temporal task mapping onto multi-processor soc platforms. In: DATE’05: Proceedings of the Conference. (2005) 876-881Google Scholar
  12. 12.
    Paulin, P.G.: Automatic mapping of parallel applications onto multi-processor platforms: a multimedia application. In: Digital System Design, Euromicro Symposium. (2004) 2-4Google Scholar
  13. 13.
    Pazos, N., Maxiaguine, A., Ienne, P., Leblebici, Y.: Parallel modelling paradigm in mul-timedia applications: Mapping and scheduling onto a multi-processor system-on-chip plat-form. In: Proceedings of the International Global Signal Processing Conference, Santa Clara, California (2004)Google Scholar
  14. 14.
    Zhai, B., Blaauw, D., Sylvester, D., Flautner, K.: Theoretical and practical limits of dynamic voltage scaling. In: DAC ’04: Proceedings of Conference. (2004) 868-873Google Scholar
  15. 15.
    Xie, F., Martonosi, M., Malik, S.: Efficient behavior-driven runtime dynamic voltage scaling policies. In: CODES+ISSS ’05: Proceedings of the Conference. (2005) 105-110Google Scholar
  16. 16.
    Lorch, J.R., Smith, A.J.: PACE: A new approach to dynamic voltage scaling. IEEE Trans-actions on Computers 53 (2004) 856-869CrossRefGoogle Scholar
  17. 17.
    Choi, K., Soma, R., Pedram, M.: Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times. In: DATE ’04: Proceedings of the Conference. (2004)Google Scholar
  18. 18.
    Andrei, A., Schmitz, M., Eles, P., Peng, Z., Al-Hashimi, B.M.: Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In: DATE ’04: Proceedings of the Conference. (2004)Google Scholar
  19. 19.
    Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M., Kolcu, I.: Exploiting processor workload heterogeneity for reducing energy. In: DATE’04: Proceedings of the Conference. (2004)Google Scholar
  20. 20.
    Bacon, D.F., Graham, S.L., Sharp, O.J.: Compiler transformations for high-performance computing. ACM Computing Surveys 26 (1994) 345-420CrossRefGoogle Scholar
  21. 21.
    Banerjee, U., Eigenmann, R., Nicolau, A., Padua, D.A.: Automatic program parallelization. Proceedings of the IEEE 81 (1993) 211-243CrossRefGoogle Scholar
  22. 22.
    Murray, D.J., VanRyper, W.: Encyclopedia of Graphics File Formats. O’Reilly Associates (1996)Google Scholar
  23. 23.
    Beltrame, G., Palermo, G., Sciuto, D., Silvano, C.: Plug-in of power models in the StepNP exploration platform: Analysis of power-performance trade-offs. In: CASES’04: Proceed-ings of the Conference. (2004) 85-92Google Scholar
  24. 24.
    Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: SPARK: A high-level synthesis framework for applying parallelizing compiler transformations. In: VLSID’03: Proceedings of the Confer-ence. (2003)Google Scholar
  25. 25.
    Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: ISLPED’98: Proceedings of the Symposium. (1998) 197-202Google Scholar

Copyright information

© International Federation for Information Processin 2008

Authors and Affiliations

  • Giovanni Beltrame
    • 1
  • Donatella Sciuto
    • 1
  • Christina Silvano
    • 1
  1. 1.DEIPolitecnico di MilanoItaly

Personalised recommendations