Reconfigurable Hardware Implementation of the Successive Overrelaxation Method

  • Safaa J. Kasbah
  • Ramzi A. Haraty
  • Issam W. Damaj
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 5)

In this chapter, we study the feasibility of implementing SOR in reconfigurable hardware.We use Handel-C, a higher level design tool, to code our design, which is analyzed, synthesized, and placed and routed using the FPGAs proprietary software (DK Design Suite, Xilinx ISE 8.1i, and Quartus II 5.1). We target Virtex II Pro, Altera Stratix, and Spartan3L, which is embedded in the RC10 FPGA-based system from Celoxica. We report our timing results when targeting Virtex II Pro and compare them to software version results written in C++ and running on a general purpose processor (GPP).


Clock Cycle Hardware Implementation General Purpose Processor Successive Overrelaxation Complex Programmable Logic Device 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    D. Hilbert(1900). Mathematical problems. Lecture delivered before the International Congress of Mathematicians at Paris in1900. Available at http://aleph0.clarku. edu/∼djoyce/hilbert/problems.html#note1.
  2. 2.
    W. Gowers (2000) The importance of mathematics. Available at∼wtg10/importance.pdf.
  3. 3.
    D. Bailey and J.M. Borwein (2005) Future prospects for computer-assisted mathematics. Canadian Mathematical Society Notes, 37:8 2-6.Google Scholar
  4. 4.
    D. Bailey, P. Borwein, and S. Pluoffe (1997) On the rapid computation of various polygarith-mic constants. Mathematics of Computation, 66(218): 903-914.zbMATHCrossRefMathSciNetGoogle Scholar
  5. 5.
    D. Bailey, J. Borwen, V. Kapoor, and E.Weisstein (2006) Ten problems in experimental math-ematics. American Mathematical Monthly, 113: 481-509.zbMATHMathSciNetCrossRefGoogle Scholar
  6. 6.
    K.W. Morton and D.F. Mayers (1994) Numerical solution of partial differential equations. Cambridge University Press, Cambridge.zbMATHGoogle Scholar
  7. 7.
    G. Burde and H. Zieschang (1985) Knots. Walter de Gruyter studies in mathematics, Berlin.Google Scholar
  8. 8.
    J. Hass, C. Jeffrey, J. Lagarias, and P. Nicholas (1999) The computational complexity of knot and link problems. Journal of ACM. 42(2): 185-211.CrossRefGoogle Scholar
  9. 9.
    G. Havas (2003) On the complexity of the extended Euclidean algorithm: Ex-tended abstract. Centre for Discrete Mathematics and Computing, School of Infroma-tion Technology and Electrical Engineering, The University of Queensland, Australia:∼havas/cats03.pdf.
  10. 10.
    G. Havas and J.P. Seifert (1999) The complexity of the extended GCD problem. Mathematical Foundations Of Computer Science. Lecture Notes in Computer Science, pp. 103-113.Google Scholar
  11. 11.
    R.A. DeMillo and R.J. Lipton (1979) Some connections between mathematical logic and complexity theory. In Proceedings of the 11th ACM Symposium on Theory of Computing, pp. 153-159.Google Scholar
  12. 12.
    D. Young (1950) Iterative methods for solving partial difference equations of elliptic type. Ph.D. thesis, Harvard University.Google Scholar
  13. 13.
    G. Evans, J. Blackledge, and P. Yardley (2000) numerical methods for partial differential equations. Springer-Verlag, London.zbMATHGoogle Scholar
  14. 14.
    W. Bailey (2003) The successive over relaxation algorithm and its application to numerical solutions of elliptic partial differential equations. B.S. project, Dublin Institute of Technology.Google Scholar
  15. 15.
    D. Kincaid (2004) Celebrating fifty years of David M. Young’s successive overrelaxation iterative method. In M. Feistauer, V. Dolejsi, P. Knobloch, and K. Najzar (eds.) Numer-ical mathematics and advanced applications. Springer-Verlag, Berlin Heidelberg, pp. 549-558.Google Scholar
  16. 16.
    C. Zarka, G. Edward, and C. Freedman (1990) Efficient decomposition and performance of parallel PDE, FFT, Monte Carlo simulations, simplex, and sparse solvers. Proceedings of the 1990 ACM/IEEE Conference on Super Computing, pp. 455-464.Google Scholar
  17. 17.
    Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood (2000) Hardware-software co-design of embedded reconfigurable architectures. In 37th Design Automation Conference, Los Angeles, CA, pp. 507-512.Google Scholar
  18. 18.
    K. Compton and S. Hauck (2002) Reconfigurable computing: A survey of systems and soft-ware. In ACM Computing Surveys, 34(2): 171-210.CrossRefGoogle Scholar
  19. 19.
    S. Kasbah (2006) Multigrid solvers in reconfigurable hardware. Master thesis, Lebanese American University, 2006.Google Scholar
  20. 20.
    S. Kasbah and I. Damaj (2006) A hardware implementation of multigrid algorithms. Poster session: 17th International Conference on Domain Decomposition Methods, Austria.Google Scholar
  21. 21.
    S. Kasbah, I. Damaj, and R. Haraty (2006) Multigrid solvers in reconfigurable hardware. Journal of Computational and Applied Mathematics, doi:10.1016/ Scholar
  22. 22.
    H.E. Kulsrud (1961) A practical technique for the determination of the optimum relaxation factor of the successive over-relaxation method. Communications of the ACM, 4(4): 184-187zbMATHCrossRefMathSciNetGoogle Scholar
  23. 23.
    F. Vahid and T. Givargis (2002) Embedded systems design: A unified hardware/software in-troduction. Wiley, New York.Google Scholar
  24. 24.
    N. Bagherzadeh, F. Kurdahi, H. Singh, G. Lu, M. Lee, and E. Filho (2000) MorphoSys: Design and implementation of the MorphoSys reconfigurable computing processor. Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology.Google Scholar
  25. 25.
    T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer, W. Luk, and P.Y.K. Cheung (2005) Reconfigurable computing: architectures and design methods. IEE Proceedings: Com-puters and Digital Techniques, 152(2): 193-197CrossRefGoogle Scholar
  26. 26.
    J. Turely (2003) How chips are designed. Prentice Hall, Professional Technical Reference.Google Scholar
  27. 27.
    S.K. Valentina (2004) Designing a digital system with VHDL. Academic Open Internet Journal, 11.Google Scholar
  28. 28.
    Celoxica (2007)
  29. 29.
    C. Peter (2000) Overview: Hardware compilation and the Handel-C language. Ox-ford University Computing Laboratory: overview handelc.html.
  30. 30.
    J. Cong (1997) FPGAs synthesis and reconfigurable computing. University of California, Los Angeles: 97/96 176.pdf.
  31. 31.
    Shewel J (1998) A Hardware / Software Co-Design System using Configurable Computing Technology.
  32. 32.
    Altera Inc. (2007)
  33. 33.
    Xilinx (2007)
  34. 34.
    I. Damaj and H. Diab (2003) Performance Evaluation of Linear Algebraic Functions Using Reconfigurable Computing. The International Journal of Super Computing, Kluwer. 24(1): 91-107.zbMATHGoogle Scholar
  35. 35.
    I. Damaj, J. Hawkins, and A. Abdallah (2003) Mapping high-level algorithms onto massively parallel reconfigurable hardware. IEEE International Conference of Computer Systems and Applications, pp. 14-22.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2008

Authors and Affiliations

  • Safaa J. Kasbah
    • 1
  • Ramzi A. Haraty
    • 1
  • Issam W. Damaj
  1. 1.Division of Computer Science and MathematicsLebanese American UniversityLebanon

Personalised recommendations