The progressive scaling of transistors in complementary metal-oxide-semiconductor (CMOS) technology to achieve faster devices and higher device density and to reduce the cost per function has fueled the phenomenal growth and success of the semiconductor industry—captured over the past 40 years by Moore’s famous law. The International Technology Roadmap for Semiconductors (ITRS) predicts, as illustrated in Table 7.1, that 7-nm physical-gate-length CMOS transistors will be in mass production in 2018. The Roadmap of the leading integrated circuit (IC) manufacturer, IBM, goes further (see Table 7.2), predicting that the physical length of the transistors will reach 3 nm by 2025. Indeed, transistors with a 45-nm channel length are in mass production now in the 90-nm technology node and functioning transistors with a 4-nm channel length have been demonstrated already by NEC at IEDM 2003. Although it is clear that the scaling of the CMOS transistors will continue in the next two decades, it is widely recognized that intrinsic parameter fluctuations introduced by the discreteness of charge and matter will be a major factor limiting the integration of such devices with molecular dimensions in giga-transistor count chips.
Monte Carlo Monte Carlo Simulation SRAM Cell CMOS Transistor Static Noise Margin
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in to check access.
A. Asenov, A.R. Brown, J.H. Davies and S. Saini, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems18, 1558 (1999).CrossRefGoogle Scholar
2.
D.J. Frank, Y. Taur, M. Ieong and H.-S.P. Wong, Symposium on VLSI Circuits Digest of Technical Papers, p. 171, (1999).Google Scholar
3.
S. Kaya, A.R. Brown, A. Asenov, D. Magot and T. Linton, Proc. Simulation of Semiconductor Processes and Devices, (Athens, Greece, 2001), p. 78.Google Scholar
4.
A. Asenov, Savas Kaya and Andrew R. Brown, IEEE Transactions on Electron Devices50, 1254 (2003).CrossRefGoogle Scholar
5.
S.M. Goodnick, D.K. Ferry, C.W. Wilmsen, Z. Liliental, D. Fathy and O.L. Krivack, Phys. Rev. B.32, 8171 (1985).CrossRefGoogle Scholar
6.
R.M. Feenstra, M.A. Lutz, F. Stern, K. Ismail, P. Mooney, F.K. LeGoues, C. Stanis, J.O. Chu and B.S. Meyerson, J. Vac. Sci. Technol. B. Microelectron. Process. Phenom.13, 1608 (1995).CrossRefGoogle Scholar
7.
M. Niva, T. Kouzaki, K. Okada, M. Udagawa and R. Sinclair, Jpn. J. Appl. Phys.33, 388 (1994).CrossRefGoogle Scholar
8.
D. Vasileska, W.J. Gross and D.K. Ferry, Extended Abstracts of the 6th International Workshop on Computational Electronics, IEEE Cat. No. 98EX116, (Osaka, Japan, 1998), p. 259.Google Scholar
S. Jin, Y.J. Park and H.S. Min, Journal of Semiconductor Technology and Science4, 32 (2004).Google Scholar
13.
J.R. Watling, A.R. Brown, A. Asenov and D.K. Ferry, Proc. Simulation of Semiconductor Processes and Devices, (Athens, Greece, 2001), p. 82.Google Scholar
14.
Z. Yu, R.W. Dutton, D.W. Yergeau and M.G. Ancona, Proc. Simulation of Semiconductor Processes and Devices, (Athens, Greece, 2001), p. 1.Google Scholar
15.
J.R. Watling, A.R. Brown, A. Asenov, A. Svizhenko and M.P. Anantram, Proc. Simulation of Semiconductor Processes and Devices, (Kobe, Japan, 2002), p. 267.Google Scholar
S. Jin, Y.J. Park and H.S. Min, Proc. Simulation of Semiconductor Processes and Devices, (Cambridge, MA, USA, 2003), p. 263.Google Scholar
18.
A.T. Fromhold, Jr. Quantum Mechanics for Applied Physics and Engineering, (Dover Publications, Inc., New York, 1981).Google Scholar
19.
A. Svizhenko, M.P. Anantram, T.R. Govindan, B. Biegel and R. Venugopal, J. Appl. Phys.91, 2343 (2002).CrossRefGoogle Scholar
20.
T. Ezaki, T. Ikezawa, A. Notsu, K. Tanaka and M. Hane, Proc. Simulation of Semiconductor Processes and Devices, (Kobe, Japan, 2002), p. 91.Google Scholar
21.
G. Roy, A.R. Brown, A. Asenov and S. Roy, J. Comp. Elec.2, 323 (2003).CrossRefGoogle Scholar
22.
G. Roy, A.R. Brown, A. Asenov and S. Roy, Superlattices and Microstructures34, 327 (2003).CrossRefGoogle Scholar
23.
A. Asenov, M. Jaraiz, S. Roy, G. Roy, F. Adamu-Lema, A.R. Brown, V. Moroz and R. Gafiteanu, Proc. Simulation of Semiconductor Processes and Devices, (Kobe, Japan, 2002), pp. 87.Google Scholar
24.
N. Sano, K. Matsuzawa, M. Mukai and N Nakayama, International Electron Device Meeting (IEDM) Digest Tech. Papers, p. 275 (2000).Google Scholar
25.
Z. Qin and S.T. Dunham, Proc. Mater. Res. Soc. Symp.717, C3.8 (2002).Google Scholar
H.P. Tuinhout, Proc. 32th European Solid-State Device Research Conference (Florence, Italy, 2002) p. 95.Google Scholar
37.
P.A. Stolk, H.P. Tuinhout, R. Duffy, E. Augendre, L.P. Bellefroid, M.J.B. Bolt, J. Croon, C.J.J. Dachs, F.R.J. Huisman, A.J. Moonen, Y.V. Ponomarev, R.F.M. Roes, M. Da Rold, E. Sevinck, K.N. Sreerambhatla, R. Surdeanu, R.M.D.A. Velghe, M. Vertregt, M.N. Webster, N.K.J. van Winkelhoff, A.G.A. Zegers-Van Duijnhoven, International Electron Device Meeting (IEDM) Digest Tech. Papers, p. 215 (2001).Google Scholar
38.
K. Takeuchi, R. Koh, and T. Mogami, IEEE Trans. Elec. Dev.48, 1995 (2001).CrossRefGoogle Scholar
39.
BSIM software, University of California, Berkeley, CA, USA, http://www-device.eecs.berkeley.edu/~bsim3/.Google Scholar
40.
Aurora User’s Manual, Synopsys Inc., Mountain View, CA, USA, 2002.Google Scholar
41.
E. Seevinck, F.J. List, and J. Lohstroh, IEEE J. Solid-State Circuits22, 748 (1987).CrossRefGoogle Scholar
