Implementing parallelism in random discrete event-driven simulation

  • Marc Bumble
  • Lee Coraor
Workshop on Randomized Parallel Computing Panos Pardalos, University of Florida, Gainesville Sanguthevar Rajasekaran, University of Florida, Gainesville
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1388)


The inherently sequential nature of random discrete event-driven simulation has made parallel and distributed processing difficult. This paper presents a method of applying Reconfigurable Logic to gain some parallelism in event generation. Field Programmable Gate Arrays (FPGAs) are used to create a flexible and fast environment in which events may be generated according to various statistical models. The method presented accelerates both event generation and the elimination of some blocked events from the Event Queue.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Jerry Banks, John S. Carson II, and Barry L. Nelson. Discrete-Event System Simulation. International Series in Industrial and Systems Engineering. Prentice Hall, Upper Saddle River, New Jersey 07458, second edition, 1996.Google Scholar
  2. 2.
    Marc Bumble and Lee Coraor. Introducing parallelism to event-driven simulation. In Proceedings of the LASTED International Conference-Applied Simulation and Modelling, ASM '97, Banff, Canada, July 27–August 1, 1997. The International Association of Science and Technology for Development, August 1997.Google Scholar
  3. 3.
    Bradly K. Fawcett. Taking advantage of reconfigurable logic. Seventh Annual IEEE International ASIC Conference and Exhibit, pages 227–230, Sept. 1994.Google Scholar
  4. 4.
    Richard M. Fujimoto. Parallel discrete event simulation. In Communications of the ACM, volume 33 no. 10, pages 30–53. ACM, October 1990.Google Scholar
  5. 5.
    Donald E. Knuth. The art of computer programming. Addison-Wesley, 1968.Google Scholar
  6. 6.
    H. T. Kung. Why systolic architectures. IEEE Computer, 15(1):37–46, January 1982.Google Scholar
  7. 7.
    Sean Monaghan. A gate-level reconfigurable monte carlo processor. Journal of VLSI Signal Processing, 6(2):139–153, August 1993.CrossRefGoogle Scholar
  8. 8.
    David M. Nicol. Principles of conservative parallel simulation. In J. M. Charnes, D. J. Morrice, D. T. Brunner, and J. J. Swain, editors, Proceedings of the 1996 Winter Simulation Conference, pages 128–135, 1996.Google Scholar
  9. 9.
    Daniel A. Reed, Allen D. Molony, and Bradley D. McCredie. Paxallel discrete event simulation: A shared memory approach. Proc of the 1987 ACM SIGMETRICS Conf on Meas and Model of Comput Syst, 15(1):36–38, May 1987.CrossRefGoogle Scholar
  10. 10.
    Jean Walrand. Communication Networks: A First Course. Aksen Associates, Inc., 1991. *** DIRECT SUPPORT *** A0008D07 00015Google Scholar

Copyright information

© Springer-Verlag 1998

Authors and Affiliations

  • Marc Bumble
    • 1
  • Lee Coraor
    • 1
  1. 1.The Pennsylvania State UniversityUniversity Park

Personalised recommendations