P4: A platform for FPGA implementation of protocol boosters

  • Ilija Hadžić
  • Jonathan M. Smith
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1304)


Protocol Boosters are functional elements, inserted and deleted from network protocol stacks on an as-needed basis. The Protocol Booster design methodology attempts to improve end-to-end networking performance by adapting protocols to network dynamics.

We describe a new dynamically reconfigurable FPGA based architecture, called the Programmable Protocol Processing Pipeline (P4), which provides a platform for highly-flexible hardware implementations of Protocol Boosters. The prototype P4 is designed to interface to an OC3 (155 Mb/s) ATM link and perform selected boosting functions at this line rate.

The FPGA devices process the data stream as a pipeline of processing elements. Processing elements are downloaded and activated dynamically, based on policies used by the controller to choose configurations. As modules become unnecessary they are removed from the pipeline chain.


Processing Element Asynchronous Transfer Mode Virtual Channel FPGA Device Asynchronous Transfer Mode Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [Alt94]
    Altera, Corporation, 2610 Orchard Pkwy., San Jose, CA 95134. Configuring the FLEX8000 devices — Application Note 33, 3 edition, May 1994.Google Scholar
  2. [Alt96]
    Altera, Corporation, 2610 Orchard Pkwy., San Jose, CA 95134. FLEX8000 Programmable Logic Device Family — Data Sheet, 8 edition, June 1996.Google Scholar
  3. [ATM94]
    ATM Forum. ATM User Network Interface Specification, version 3.1, September 1994.Google Scholar
  4. [CJRS89]
    David D. Clark, Van Jacobson, John Romkey, and Howard Salwen. An analysis of tip processing overhead. IEEE Communications Magazine, 27(6):23–29, June 1989.CrossRefGoogle Scholar
  5. [Cyp95]
    Cypress Semiconductor Corporation, 3901 N. 1st St, San Jose, CA 95134. CY7C421 Data Sheet, January 1995.Google Scholar
  6. [DGH+97]
    R. W. Dmitroca, S. G. Gibson, T. R. Hill, L. M. Morales, and C. T. Ong. Emulating atm network impairments in the laboratory. Hewlett-Packard Journal, 48(2):45–50, April 1997.Google Scholar
  7. [FMS96]
    D. C. Feldmeier, A. J. McAuley, and J. M. Smith. Protocol boosters. submitted to IEEE JSAC Special Issue on Protocol Architectures for the 21st Century, 1996. U. Penn CIS TR MS-CIS-96-34.Google Scholar
  8. [Hew94]
    Hewlett-Packard, IDACOM Telecommunications Operation, 4211 95 Street, Edmonton, Alberta, Canada. Optical Line Interface User's Guide, 3 edition, June 1994.Google Scholar
  9. [McA95]
    A. J. McAuley. Error control for messaging applications in a wireless environment. In INFOCOM 95, April 1995.Google Scholar
  10. [MCS97]
    A. Mallet, J. D. Chung, and J. M. Smith. Operating systems support for protocol boosters. In Proceedings, HIPPARCH Workshop, June 1997.Google Scholar
  11. [SDG+96]
    J. M. Smith, D.J.Farber, C. A. Gunter, S. M. Nettles, D. C. Feldmeier, and W.D. Sincoskie. Switchware: Accelerating network evolution (white paper). Technical report, University of Pennsylvania, URL: http// jms/, June 1996.Google Scholar
  12. [SRC81]
    J. H. Saltzer, D. P. Reed, and D. D. Clark. End-to-end arguments in system design. In Proceedings of the 2'nd IEEE International Conference on Distributed Computing Systems, pages 509–512, April 1981.Google Scholar
  13. [Tex95]
    Texas Instruments, P.O. Box 655303, Dallas, TX 75265. TNETA 1500, 155.52Mb/s Sonet/SDH ATM receiver/transmitter, July 1995.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1997

Authors and Affiliations

  • Ilija Hadžić
    • 1
  • Jonathan M. Smith
    • 1
  1. 1.Distributed Systems LaboratoryUniversity of PennsylvaniaPennsylvania

Personalised recommendations