VIS: A system for verification and synthesis

  • Robert K. Brayton
  • Gary D. Hachtel
  • Alberto Sangiovanni-Vincentelli
  • Fabio Somenzi
  • Adnan Aziz
  • Szu -Tsung Cheng
  • Stephen Edwards
  • Sunil Khatri
  • Yuji Kukimoto
  • Abelardo Pardo
  • Shaz Qadeer
  • Rajeev K. Ranjan
  • Shaker Sarwary
  • Thomas R. Staple
  • Gitanjali Swamy
  • Tiziano Villa
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1102)

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    A. Aziz, S. Tasiran, and R. K. Brayton. BDD Variable Ordering for Interacting Finite State Machines. In Proc. of the Design Automation Conf., pages 283–288, San Diago, CA, June 1994.Google Scholar
  2. 2.
    R. K. Brayton, G. D. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S. T. Cheng, S. Edwards, S. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R. K. Ranjan, S. Sarwary, T. R. Shiple, G. Swamy, and T. Villa. VIS: A System for Verification and Synthesis. Technical Report UCB/ERL M95, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, Dec. 1995.Google Scholar
  3. 3.
    S. T. Cheng. Compiling Verilog into Automata. Technical Report UCB/ERL M94/37, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1994.Google Scholar
  4. 4.
    E. M. Clarke, O. Grumberg, K. L. McMillan, and X. Zhao. Efficient generation of counterexamples and witnesses in symbolic model checking. In Proc. 32nd Design Automat. Conf., pages 427–432, June 1995.Google Scholar
  5. 5.
    S. Edwards. The Ext System, 1995. http://www.eecs.berkeley.edu/r~sedwards/ext.Google Scholar
  6. 6.
    H. Fujii, G. Ootomo, and C. Hori. Interleaving based variable ordering methods for ordered binary decision diagrams. In Proc. Intl. Conf. on Computer-Aided Design, pages 38–41, Nov. 1993.Google Scholar
  7. 7.
    R. K. Ranjan, A. Aziz, B. Plessier, C. Pixley, and R. K. Brayton. Efficient Formal Design Verification: Data Structure + Algorithms. Technical Report UCB/ERL M94/100, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, Oct. 1994.Google Scholar
  8. 8.
    E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Technical Report UCB/ERL M92/41, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1992.Google Scholar
  9. 9.
    The VIS Group. VIS: Verification Interacting with Synthesis, 1995. http://www-cad.eecs.berkeley.edu/Respep/Research/vis.Google Scholar

Copyright information

© Springer-Verlag 1996

Authors and Affiliations

  • Robert K. Brayton
    • 1
  • Gary D. Hachtel
    • 2
  • Alberto Sangiovanni-Vincentelli
    • 1
  • Fabio Somenzi
    • 2
  • Adnan Aziz
    • 1
  • Szu -Tsung Cheng
    • 1
  • Stephen Edwards
    • 1
  • Sunil Khatri
    • 1
  • Yuji Kukimoto
    • 1
  • Abelardo Pardo
    • 2
  • Shaz Qadeer
    • 1
  • Rajeev K. Ranjan
    • 1
  • Shaker Sarwary
    • 3
  • Thomas R. Staple
    • 1
  • Gitanjali Swamy
    • 1
  • Tiziano Villa
    • 1
  1. 1.Department of EECSUniversity of CaliforniaBerkeley
  2. 2.Department of Electrical and Computer EngineeringUniversity of ColoradoBoulder
  3. 3.Lattice SemiconductorMilpitas

Personalised recommendations