Symbolic Timing Diagrams

Synthesis of a production cell controller using Symbolic Timing Diagrams
  • Franz Korf
  • Rainer Schlör
Chapter
Part of the Lecture Notes in Computer Science book series (LNCS, volume 891)

Abstract

We present a novel method for controller synthesis and verification from high-level interface specifications. Specifications are expressed in the form of requirements using Symbolic Timing Diagrams, which is a visual formalism based on the notion of timing diagrams commonly used by hardware designers.

We suggest a top-down design methodology where specifications are created incrementally and discuss two different specification styles found while we applied the method to synthesize a distributed controller for the production cell.

We then introduce the ICOS2 system, which has been used to carry out the practical work. ICOS2 allows to analyze specifications for consistency and completeness and to synthesize C- and VHDL-code from the given specifications automatically.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    A. Appel and D. MacQueen. Standard ML of New Jersey. Technical report, AT&T BELL Laboratories, 1993.Google Scholar
  2. [2]
    A. Anuchitanucul and Z. Manna. Realizability and synthesis of reactive modules. In CAV 94, LNCS 818, pages 156–168, 1994.Google Scholar
  3. [3]
    M. Bombana, P. Cavalloro, and G. Zaza. Specification of a medium complexity device. Technical report, ITALTEL, 1993.Google Scholar
  4. [4]
    A. Brauer and Th. Lindner. Implementation and usage of a simulation with graphical visualization of the production cell. In C. Lewerenz and T. Lindner, editors, Case Study “Production Cell“: A Comparative Study in Formal Specification and Verification, pages 273–284. FZI Publication 1/94, Forschungszentrum Informatik, Haid-und-Neu-Straße 10–14, D-76131 Karlsruhe, 1994.Google Scholar
  5. [5]
    G. Boriello. Formalized timing diagrams. In Proceedings, The European Conference on Design Automation, pages 372–377, Brussels, Belgium, March 1992.Google Scholar
  6. [6]
    W. Damm, B. Josko, and R. Schlör. Specification and verification of VHDL-based hardware design. In E. Börger, editor, Specification and validation methods for programming languages and systems. Oxford University Press, 1994. To appear.Google Scholar
  7. [7]
    E.A. Emerson and E.M. Clarke. Using branching time temporal logic to synthesize synchronization skeletons. In Sci. Comp. Prog., volume 2, pages 241–266, 1982.Google Scholar
  8. [8]
    W. Grass, M. Mutz, and W.D. Tiedemann. High level synthesis based on formal methods. In Euro Micro 94, Liverpool, September 5–8, 1994.Google Scholar
  9. [9]
    J. Helbig, R. Schlör, W. Damm, G. Doehmen, and P. Kelb. VHDL/S —integrating statecharts, timing diagrams, and VHDL. Microprocessing and Microprogramming 38, pages 571–580, 1993.Google Scholar
  10. [10]
    IEEE. IEEE Standard 1076-1987: VHDL Language Reference Manual, 1987.Google Scholar
  11. [11]
    Khordoc, Dufresne, and Czerny. A Stimulus/Response System based on Hierarchical Timing Diagrams, Publication #770. Technical report, Universite de Montreal, 1991.Google Scholar
  12. [12]
    C. Delgado Kloos, T. de Mignel, T. Robles, and G. Rabay. VHDL generation from a timed extension of the formal description technique LOTOS within the FORMAT proect. In Proc. 19th EUROMICRO Conf., Microprocessing and Microprogramming, pages 589–596, 1993.Google Scholar
  13. [13]
    B. Kurshan and J. Katzenelson. S/R: A language for specifying protocols and other coordinating processes. In Proc. 5th Ann. Int. Phoenix Conf. Comput. Commun., IEEE, 1986.Google Scholar
  14. [14]
    F. Korf and R. Schlör. Interface controller synthesis from requirement specifications. In Proceedings, The European Conference on Design Automation, pages 385–394, Paris, France, 1994. IEEE Computer Society Press.Google Scholar
  15. [15]
    T. Lindner. Task description. In C. Lewerenz and T. Lindner, editors, Case Study “Production Cell“: A Comparative Study in Formal Specification and Verification, pages 9–21. FZI Publication 1/94, Forschungszentrum Informatik, Haid-und-Neu-Straße 10–14, D-76131 Karlsruhe, 1994.Google Scholar
  16. [16]
    Ph. Moeschler, H.P. Amann, and F. Pellandini. High-level modelling using extended timing diagrams. In proceedings of EURO-DAC'93, September 1993.Google Scholar
  17. [17]
    Zohar Manna and Amir Pnueli. The Temporal Logic of Reactive and Concurrent Systems. Specification. Springer-Verlag, 1992.Google Scholar
  18. [18]
    Z. Manna and P. Wolper. Synthesis of communicating processes from temporal logic specifications. In ACM Trans. Prog. Lang. Sys., volume 6, pages 68–93, 1984.Google Scholar
  19. [19]
    A. Pnueli and R. Rosner. On the synthesis of a reacitve module. In Proc. 16th ACM Symp. Princ. of Prog. Lang., pages 179–190, 1989.Google Scholar
  20. [20]
    A. Pnueli and R. Rosner. On the synthesis of an asynchronous reactive module. In 16th International Colloquium on Automata, Languages, and Programming, LNCS 372, pages 652–671, 1989.Google Scholar
  21. [21]
    S. Safra. On the complexity of ω-automata. In Proc. 29th Symp. on Found. of Comput. Sci, pages 319–327, 1988.Google Scholar
  22. [22]
    R. Schlör and W. Damm. Specification and verification of system level hardware design using timing diagrams. In Proceedings, The European Conference on Design Automation, pages 518–524, France, February 1993.Google Scholar
  23. [23]
    W.D. Tiedemann, S. Lenk, C. Grobe, and W. Grass. Introducing structure into behavioral descriptions obtained from timing diagram specification. In Proc. 19th EUROMICRO Conf., Microprocessing and Microprogramming, pages 581–588, 1993.Google Scholar
  24. [24]
    J. van Leeuwen, editor. Handbook of Theoretical Computer Science. MIT Press, 1990.Google Scholar

Copyright information

© Springer-Verlag 1995

Authors and Affiliations

  • Franz Korf
    • 1
    • 2
  • Rainer Schlör
    • 1
    • 2
  1. 1.Universität OldenburgGermany
  2. 2.OFFISOldenburg

Personalised recommendations