Advertisement

Optimized synthesis of self-testable finite state machines (FSM) using BIST-PST structures in Altera structures

  • Andrzej Hlawiczka
  • IEEE
  • Jacek Binda
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 849)

Abstract

The testing of PCBs containig ASICs, e.g., Altera FPGA is an important problem which needs consideration. One of the ideas of solving this problem is using BIST architecture for each ASIC. With the use of built-in testers, the additional cost, in the form of overhead of macrocells is added. A certain idea of built-in tester structures is BIST-PST [1]. The disadventage of this idea is, that the FSM memory block in form of MISR with a given characteristic polynomial may be realized only in form of: IE-MISR and EE-MISR. In our paper, the new kind of MISR registers consisting of D and T flip-flops has been used in BIST-PST. They make it possible for a given characteristic polynomial to achieve a wide range of possible realizations of MISR type memory block, ranging from tens to thousands. In effect, it is possible to choose the minimal excitation function saving a considerable number of Altera FPGA macrocells.

Keywords

Characteristic Polynomial Excitation Function Finite State Machine Degree Polynomial Tile Number 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    B. Eschermann, H.J. Wunderlich: Optimized Synthesis of Self Testable Finite State Machines. Proc. 20th Int. Symp.Fault-Tolerant Computing, pp.390–397,1990Google Scholar
  2. 2.
    A. Hlawiczka: D or T flip-flop based linear registers. Archives of Control Sciences Volume 1(XXXVII) No.3–4, pp.249–268, 1992Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1994

Authors and Affiliations

  • Andrzej Hlawiczka
    • 1
  • IEEE
  • Jacek Binda
    • 1
  1. 1.Technical University of GliwicePoland

Personalised recommendations