Datarol-II: A fine-grain massively parallel architecture
In this paper, we introduce the Datarol-II processor, that can efficiently execute a fine-grain multi-thread program, called Datarol. In order to achieve the efficient multi-thread execution by reducing context switching overhead, we introduce an implicit register load/store mechanism in the execution pipeline. A two-level hierarchical memory system is also introduced in order to reduce memory access latency. The simulation results show that the Datarol-II processor can tolerate remote memory access latencies and execute a fine-grain multi-thread program efficiently.
KeywordsMemory Access Physical Register Utilization Ratio Context Switching Register Buffer
Unable to display preview. Download preview PDF.
- 1.M.Amamiya and R.Taniguchi, “Datarol: A Massively Parallel Architecture for Functional Language”, Proc. SPDP, pp.726–735, (1990)Google Scholar
- 2.S.Kusakabe, T.Hoshide, R.Taniguchi and M.Amamiya, “Parallelism Control and Storage Management in Datarol PE”, Proc. IFIP World Congress, Vol.1, pp.535–541, (1992)Google Scholar