Advertisement

Parallelism control scheme in a dataflow architecture

  • Shigeru Kusakabe
  • Takahide Hoshide
  • Rin-ichiro Taniguchi
  • Makoto Amamiya
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 634)

Abstract

We propose execution control scheme to realize an efficient multi-processing environment in dataflow architecture. With a unified software and hardware mechanism, we can detect states of processes at run time, which are treated as control information. We control the process level parallelism according to the hardware capacity, and virtualize high speed memory in dynamic data-driven computation where context changes in every instruction execution. We apply this scheme to the Datarol architecture, an optimized version of dynamic dataflow architecture, and evaluate them through software simulation.

Keywords

Memory Management Register File Memory Unit Unify Software Terminal Operation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    M.Amamiya, and R.Taniguchi: “Datarol: A Massively Parallel Architecture for Functional Language”, Proc. IEEE 2nd SPDP, pp.726–735 (Dec. 1990).Google Scholar
  2. [2]
    V.G.Grafe and J.E. Hoch: “The Epsilon-2 Multi-Processor System”, Journal of Parallel and Distributed Computing, 10, pp.309–318 (Oct. 1990).Google Scholar
  3. [3]
    G.M.Papadopoulos and E.C.Culler: “Monsoon: an Explicit Token-Store Architecture”, Proc. 17th ISCA, pp.82–91 (June 1990).Google Scholar
  4. [4]
    C.A.Ruggiero and J.Sargeant: “Control of Parallelism in the Manchester Dataflow Machine”, Proc. FPCA (Lecture Notes in Computer Science 274, Springer-Verlag), pp.1–15, (Sep. 1987).Google Scholar
  5. [5]
    S.Sakai, Y.Yamaguchi, K.Hiraki, Y.Kodama and T.Yuba: “An Architecture of a Dataflow Single Chip Processor”, Proc. 16th ISCA, pp.46–53 (May 1989).Google Scholar
  6. [6]
    T.Tachibana, R.Taniguchi and Amamiya,M.: “Compiling Method of Functional Programming Language Valid by Data Flow Analysis-Extraction of Datarol Program-”, Journal of Information Processing(in Japanese), Vol.30, No.12, pp.1628–1638 (Dec. 1989).Google Scholar
  7. [7]
    M.Takesue: “A Unified Resource Management and Execution Control Mechanism for Data Flow Machines”, Proc. 14th ISCA, pp.90–97 (Jun. 1987).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1992

Authors and Affiliations

  • Shigeru Kusakabe
    • 1
  • Takahide Hoshide
    • 1
  • Rin-ichiro Taniguchi
    • 1
  • Makoto Amamiya
    • 1
  1. 1.Department of Information SystemsKyushu UniversityFukuokaJapan

Personalised recommendations