Parallel Implementation in a Industrial Framework of Statistical Tolerancing Analysis in Microelectronics

  • Salvatore Rinaudo
  • Francesco Moschella
  • Marcello A. Anile
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1685)

Abstract

The aim of this work is to report on a parallel implementation of methods for tolerance analysis in the framework of a micro-electronics design center. The methods were designed to run parallelly on different platforms which could have different computational performances. In order to distribute the computations over a network of work-stations, the algorithm was designed not by using a parallel compiler, but by using a RPC multi-server network. We have used essentially two methods. The first is the Monte Carlo approach, the second is based on an approximation by numerical integration or quadrature technique [1, 2, 3, 4], which requires far less function evaluations than the Monte Carlo method. These two approaches have been implemented in a parallel algorithm to be used on a cluster of multivendor workstations.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    David H. Evans An Application of Numerical Integration Techniques to Statistical Tolerancing Tecnometrics Vol. 9, No. 3 August 1967.Google Scholar
  2. [2]
    David H. Evans An Application of Numerical Integration Techniques to Statistical Tolerancing, II-A Note on the Error Tecnometrics Vol. 13, No. 2 May 1971Google Scholar
  3. [3]
    David H. Evans An Application of Numerical Integration Techniques to Statistical Tolerancing, III-General Distribution Tecnometrics Vol. 13, No. 2 May 1971Google Scholar
  4. [4]
    David H. Evans Statistical Tolerancing: The State of the Art. Part II. Methods for Estimating Moments Journal of Quality Technology, Vol. 7, No. 1, January 1975Google Scholar
  5. [5]
    Lombardo, S.; Pinto, A.; Raineri, V.; Ward, P.; La Rosa, G. Privitera, G.; Campisano, S.U. Si/Ge/SUB X/Si/SUB 1-X/ Heterojunction Bipolar Transistors with the Ge/SUB X/Si/SUB 1-X/ Base Formed IEEE Electron Device Letters, Vol. 17, Issue:10, Oct. 1996Google Scholar
  6. [6]
    Swami D. Nigam and Joshua U. Turner Review of Statistical approaches to tolerance analysis Computer-Aided Design. Vol. 27, No 1, pp. 6–15, 1995MATHCrossRefGoogle Scholar
  7. [7]
    B. Flury, A First Course in Multivariate Statistic, Springer, 1997Google Scholar
  8. [8]
    John Bloomer. Power Programming with RPC O’Reilly & Associates, Inc., (1992)Google Scholar
  9. [9]
    Rinaudo, S.; Privitera, G.; Ferla, G.; Galluzzo, A. Small-Signal and Noise Modeling of Submicrometer Self Aligned Bipolar Transistor Radio and Wireless Conference, 1998. RAWCON 98. 1998 IEEE (1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1999

Authors and Affiliations

  • Salvatore Rinaudo
    • 1
  • Francesco Moschella
    • 1
  • Marcello A. Anile
    • 2
  1. 1.ST MicroelectronisCataniaItaly
  2. 2.Dipartimento di MatematicaViale Andrea DoriaCataniaItaly

Personalised recommendations