Code Optimization Techniques of Data-Intensive Tasks onto Statically Scheduled Architectures: Optimal Performance on the TigerSharc

  • Norbert A. Pilz
  • Kenneth Adamson
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2367)


This paper considers code optimization using the novel TS1xx processor from Analog Devices. Very large instruction word architectures (VLIW), such as the TS1xx represent the state of the art in high-performance signal processing. The theoretically achievable peak performance of VLIW processors increases steadily with the use of on-chip parallelism. It is demonstrated that C compiler technology cannot achieve peak computing rates on a statically scheduled processor and the applications programmer must rely on hand optimized Assembler Libraries. This necessitates intimate knowledge of the specific compiler optimization techniques, as well as the underlying hardware. Compiler friendly code optimized by the VisualC2.0 compiler, is compared against hand optimized Assembler code for a common operation involving a loop with multiple memory accesses, floating point arithmetic and pointer operations. It is found that mature C code for matrix vector multiplication executes in roughly 1.18 * n * m cycles, whereas the same operation optimized in assembler has a cycle complexity of 0.5 * n(m + 16) − a measurable performance improvement.


Clock Cycle Peak Performance Single Instruction Multiple Data Analog Device Matrix Vector Multiplication 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Analog Devices: TigerSharc DSP Hardware Specification. Manual (2001)Google Scholar
  2. 2.
    P. Faraboschi, G. Desoli, J.F.: The latest word in digital and media processing. IEEE Signal Processing Magazine (1998) 59–85Google Scholar
  3. 3.
    Bogong Su, J.Wang, A.E.: Source-level loop optimization for dsp code generation. IEEE International Conference on Acoustics, Speech and Signal Processing 4 (1999) 2155–2158Google Scholar
  4. 4.
    Analog Devices: TigerSharc DSP Instruction Set Specification. Manual (2001)Google Scholar
  5. 5.
    Dezso Sima, Terence Fountain, Peter Kacsuk: Advanced Computer Architectures. First edn. Addison-Wesley (1997)Google Scholar
  6. 6.
    Analog Devices: Engineer to Engineer Note EE-147. Manual (2001)Google Scholar
  7. 7.
    Analog Devices: C/C++2.0 Compiler and Library Manual for TigerSharc. Manual (2001)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • Norbert A. Pilz
    • 1
  • Kenneth Adamson
    • 2
  1. 1.EZ-DSP Ltd.BelfastUK
  2. 2.University of UlsterNewtownabbeyUK

Personalised recommendations