iPACE-V1: A Portable Adaptive Computing Engine for Real Time Applications
The iPACE-V1 (Image Processing Adaptive Computing Engine) is a portable, reconfiurable hardware platform, designed for real time, in-fied image processing applications. IPACE-V1 has ample memory and the capability of full or partial reconfiguration without the need of a host computer. This paper describes the architecture of the hardware board along with the software design environment. We shall also discuss a real-time background elimination application for video images implemented on iPACE-V1.
Unable to display preview. Download preview PDF.
- P. Athanas and A. Abbott. Image Processing on a Custom Computing Platform. In 4th International Workshop on FieldProgrammable Logic and Applications, pages 156–167, September 1994.Google Scholar
- K. Compton and S. Hauck. Reconfigurable Computing: A Survey of Systems and Software, 2000.Google Scholar
- S. P. Crago, B. Schott, and R. Parker. SLAAC: A Distributed Architecture for Adaptive Computing. In FPGA for Custom Computin Machines, Proceedings, IEEE Symposium on, pages 286–287, April 1998.Google Scholar
- C. Fisher, K Rennie, G. Xing, S. G. Berg, K. Bolding, J. Naegle, D. Parshall, D. Portnov, A. Sulejmanpasic, and C. Ebeling. An Emulator for Exploring RaPiD Configurable Computing Architectures. In 11th International Conference on FieldProgrammable Logic and Applications, pages 17–26, August 2001.Google Scholar
- Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, and Ronald Laufer. PipeRench: A Coprocessor for Streaming Multimedia Acceleration. In ISCA, pages 28–39, 1999.Google Scholar
- John Reid Hauser. Augmenting a Microprocessor with Reconfigurable Hardware. PhD thesis, North Carolina State University, 2000.Google Scholar
- Ronald Laufer, R. Reed Taylor, and Herman Schmit. PCI-PipeRench and the SwordAPI: A system for stream-based reconfigurable computing. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 200–208, Los Alamitos, CA, 1999. IEEE Computer Society Press.Google Scholar
- A. Lecerf, F. Vachon, D. Ouellet, and M. Arias-Estrada. FPGA based Computer Vision Camera. In Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, page 248. ACM Press, 1999.Google Scholar
- Giovanni De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.Google Scholar
- N. Narasimhan. Formal Synthesis: Formal Assertions Based Verification in aHigh-Level Synthesis System. PhD thesis, University of Cincinnati, 1998.Google Scholar
- K. A. Tomko and A. Tiwari. Hardware/Software Co-debugging for Recon.gurable Computing. In IEEE International High Level Design Validation and Test workshop, November 2000.Google Scholar
- Ranga Vemuri and Rajesh Radhakrishan. SBlox: A Language for Digital System Synthesis. Technical Report No. 258/05/01/ECECS, University of Cincinnati, 2000.Google Scholar
- Christopher Wren, Ali Azarbayejani, Trevor Darrell, and Alex Pentland. Pfinder: Real-Time Tracking of the Human Body. In IEEE Transactions on Pattern Analysis and Machine Intelligence, pages 780–785, July 1997.Google Scholar