Implementation of Finite Lattices in VLSI for Fault-State Encoding in High-Speed Networks
In this paper the propagation of information about fault states and its implementation in high-speed networks is discussed. The algebraic concept of a lattice (partial ordered set with supremum and infimum) is used to describe the necessary operation. It turns out that popular algorithms can be handled this way. Using the properties of lattices efficient implementation options can be found.
KeywordsFault State Fault Region Boolean Lattice Finite Lattice Bottom Element
Unable to display preview. Download preview PDF.
- [AGSY94]James D. Allen, Patrick T. Gaughan, David E. Schimmel, and Sudhakar Yalamanchili. Ariadne — an adaptive router for fault-tolerant multicomputers. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 278–288, Chicago, Illinois, April 18–21, 1994. IEEE Computer Society TCCA and ACM SIGARCH.Google Scholar
- [BCF+95] Nanette J. Boden, Danny Cohen, Robert E. Felderman, Alan E. Kulawik, Charles L. Seitz, Jakov N. Seizovic, and Wen-King Su. Myrinet: A gigabit-per-second local-area network. IEEE Micro, 15(1), February 1995.Google Scholar
- [CA95]Chris M. Cunningham and Dimiter R. Avresky. Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes. In Proceedings of the First International Symposium on High-Performance Computer Architecture, pages 122–131, Raleigh, North Carolina, January 1995. IEEE Computer Society.Google Scholar
- [DOL98]A. C. Döring, W. Obelöer, and G. Lustig. Programming and Implementation of Reconfigurable Routers. In Proc. Field Programmable Logic and Applications. 8th International Workshop, FPL’ 98, volume 1482 of Lecture Notes in Computer Science, pages 500–504, 1998.Google Scholar
- [DOLM98]Andreas C. Döring, Wolfgang Obelöer, Gunther Lustig, and Erik Maehle. A Flexible Approach for a Fault-Tolerant Router. In Proc. Parallel and Distributed Processing-Proceedings of 10 IPPS/SPDP’ 98 Workshops, volume 1388 of Lecture Notes in Computer Science, pages 693–713, 1998.Google Scholar
- [Xil98]Xilinx, Inc. XC4000XV Family Field Programmable Gate Arrays. Data Sheet, May 1998.Google Scholar