Accurate Power Estimation of Logic Structures Based on Timed Boolean Functions

  • G. Theodoridis
  • S. Theoharis
  • N.D. Zervas
  • C.E. Goutis
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1918)

Abstract

A new probabilistic method to estimate the switching activity of a logic circuit under a real delay gate model, is introduced. Based on Markov stochastic processes and generalizing the basic concepts of zero delay-based methods, a new probabilistic model to estimate accurately the power consumption, is developed. More specifically, a set of new formulas, which describe the temporal and spatial correlation in terms of the associated zero delay-based parameters, under real delay model, are derived. The chosen gate model allows accurate estimation of the functional and spurious (glitches) transitions, leading to accurate power estimation. Comparative study and analysis of benchmark circuits demonstrates the accuracy of the proposed method.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    J. Rabaey and M. Pedram, “Low Power Design Methodologies”, Kluwer Academic Publishers, 1996.Google Scholar
  2. 2.
    F. Najm, “A Survey of Power Estimation Techniques in VLSI circuits (Invited paper)”, in IEEE Trans. On VLSI, vol 2, no 4, pp. 446–455, December 1995.CrossRefGoogle Scholar
  3. 3.
    F. Najm, “Transition Density: A new measure of activity in digital circuits”, in IEEE Trans. On CAD, Vol. 12, No. 2, pp. 310–323, February 1995.Google Scholar
  4. 4.
    P. Schneider and U. Schlichmann, “Decomposition of Boolean functions for low power based on a new power estimation technique” in Proc. of Int.Workshop on Low Power Design, pp. 123–128, NapaValley, CA, April 1994.Google Scholar
  5. 5.
    R. Marculescu, D. Marculescu, and M. Pedram “Efficient Power estimation for highly correlated input streams”, in Proc. of DAC. pp.628–634, 1995.Google Scholar
  6. 6.
    J. Monteiro, A. Ghosh, S. Devadas, K. Keutzer, and J. White, “Estimation of average switching activity in combinatorial and sequential circuits”, in IEEE Trans. on CAD, Vol. 16, No.1, pp. 121–127, January 1997.Google Scholar
  7. 7.
    J.C. Costa, J.C. Monteiro, and S. Devadas, “Switching Activity Estimation using Limited Depth Reconvergent Path analysis”, In Proc. of ISLPD, pp. 184–189, 1997.Google Scholar
  8. 8.
    K. Parker and E. McCluskey, “Probabilistic Treatment of General Combinational Networks”, in IEEE Trans. on Electronic Computers, c-24(6), pp. 668–670, 1975.MathSciNetCrossRefGoogle Scholar
  9. 9.
    W. Lam and R.K. Brayton, “Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis”, Kluwer Academic Publishers, 1994.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2000

Authors and Affiliations

  • G. Theodoridis
    • 1
  • S. Theoharis
    • 1
  • N.D. Zervas
    • 1
  • C.E. Goutis
    • 1
  1. 1.VLSI Design Lab., Dept. of Elect. and Comp. Eng.University of PatrasGreece

Personalised recommendations