On Proving Circuit Lower Bounds against the Polynomial-Time Hierarchy: Positive and Negative Results

  • Jin-Yi Cai
  • Osamu Watanabe
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2697)

Abstract

We consider the problem of proving circuit lower bounds against the polynomial-time hierarchy. We give both positive and negative results. For the positive side, for any fixed integer k > 0, we give an explicit Σ2p language, acceptable by a Σ2P-machine with running time \( O(n^{k^2 + k} ) \), that requires circuit size > nk. For the negative side, we propose a new stringent notion of relativization, and prove under this stringent relativization that every language in the polynomial-time hierarchy has polynomial circuit size. (For technical details, see also CW03.)

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [BCGKT]
    N. Bshouty, R. Cleve, R. Gavaldà, S. Kannan, and C. Tamon, Oracles and queries that are sufficient for exact learning, J. Comput. and System Sci. 52(3), 421–433, 1996.MATHCrossRefMathSciNetGoogle Scholar
  2. [BFT98]
    H. Buhrman, L. Fortnow, and T. Thierauf, Nonrelativizing separations, in Proc. the 13th IEEE Conference on Computational Complexity (CCC’98), IEEE, 8–12, 1998.Google Scholar
  3. [Cai86]
    J-Y. Cai, With probability one, a random oracle separates PSPACE from the polynomial-time hierarchy, in Proc. 18th ACM Symposium on Theory of Computing (STOC’86), ACM, 21–29, 1986. See also the journal version appeared in J. Comput. and System Sci. 38(1): 68–85 (1989).Google Scholar
  4. [Cai01]
    J-Y. Cai, S2Ρ P 2 ZPP, in Proc. 42th IEEE Symposium on Foundations of Computer Science (FOCS’01), IEEE, 620–628, 2001.Google Scholar
  5. [CW03]
    J-Y. Cai and O. Watanabe, Research Report C-167, Dept. of Math. Comput. Sci., Tokyo Inst. of Tech., 2003. Available from www.is.titech.ac.jp/research/research-report/C/index.html.Google Scholar
  6. [FSS81]
    M. Furst, J. Saxe, and M. Sipser, Parity, circuits, and the polynomial time hierarchy, in Proc. 22nd IEEE Symposium on Foundations of Computer Science (FOCS’81), IEEE, 260–270, 1981.Google Scholar
  7. [Hås86a]
    J. Håstad, Almost optimal lower bounds for small depth circuits, in Proc. 18th ACM Symposium on Theory of Computing (STOC’86), ACM, 6–20, 1986.Google Scholar
  8. [He84]
    H. Heller, On relativized polynomial and exponential computations, SIAM J. Comput. 13(4), 717–725, 1984.MATHCrossRefMathSciNetGoogle Scholar
  9. [Kan82]
    R. Kannan, Circuit-size lower bounds and non-reducibility to sparse sets, Information and Control, 55, 40–56, 1982.MATHCrossRefMathSciNetGoogle Scholar
  10. [KL80]
    R.M. Karp and R.J. Lipton, Some connections between nonuniform and uniform complexity classes, in Proc. 12th ACM Symposium on Theory of Computing (STOC’80), ACM, 302–309, 1980.Google Scholar
  11. [KW98]
    J. Köbler and O. Watanabe, New collapse consequences of NP having small circuits, SIAM J. Comput., 28, 311–324, 1998.MATHCrossRefGoogle Scholar
  12. [MVW99]
    P.B. Miltersen, N.V. Vinodchandran, and O. Watanabe, Super-Polynomial versus half-exponential circuit size in the exponential hierarchy, in Proc. 5th Annual International Conference on Computing and Combinatorics (COCOON’99), Lecture Notes in Computer Science 1627, 210–220, 1999.Google Scholar
  13. [NW94]
    N. Nisan and A. Wigderson, Hardness vs randomness, J. Comput. Syst. Sci. 49, 149–167, 1994.MATHCrossRefMathSciNetGoogle Scholar
  14. [vL91]
    J. van Lint, Introduction to Coding Theory, Springer-Verlag, 1991.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Jin-Yi Cai
    • 1
    • 2
  • Osamu Watanabe
    • 1
    • 2
  1. 1.Computer Sci. Dept.Univ. of WisconsinMadisonUSA
  2. 2.Dept. of Math. and Comp. Sci.Tokyo Inst. of TechnologyTokyo

Personalised recommendations