Parallel Hardware Design in B

  • Stefan Hallerstede
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2651)


We present the design of a parallel synchronous hardware component from a purely functional description of its behaviour. Starting from an abstract specification of a linear time-invariant (LTI) system in Event-B a pipelined implementation is developed. The presented approach is applicable to LTI systems that can be represented as linear constant-coefficient difference equations.


  1. 1.
    Jean-Raymond Abrial. Event Driven Electronic Circuit Construction, 2001.
  2. 2.
    Max Fuchs and Michael Mendler. A Functional Semantics for Delta-Delay VHDL Based on FOCUS. In C. D. Kloos and P. T. Breuer, editors, Formal Semantics for VHDL, pages 9–42. Kluwer Academic Publishers, 1995.Google Scholar
  3. 3.
    Alan V. Oppenheim and Ronald W. Schafer. Discrete-Time Signal Processing. Prentice Hall Signal Processing Series. Prentice Hall, Englewood Cliffs, NJ, USA, 1989.MATHGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Stefan Hallerstede
    • 1
  1. 1.KeesDAGièresFrance

Personalised recommendations