Skip to main content

Generative Development System for FPGA essors with Active Components

  • Conference paper
  • First Online:
  • 935 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2147))

Abstract

A development environment for FPGAs has been created, which allows to build a data-flow system easily by assembling pre-designed components. To get a high-level, platform independent description we introduce Active Components. They contain several implementations for several hardware platforms and ensure correct usage of the communication interface. This offers an improved portability and reusability compared to standard FPGA modules. A comparison with a hand-crafted implementation shows its applicability without any serious drawback in resource utilization and performance.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. K. Kornmesser et al.: Simulating FPGA-Coprocessors using the FPGA Development System CHDL. Proceedings of PACT’ 98 Workshop on Reconfigurable Computing (1998).

    Google Scholar 

  2. P. Dillinger, S. Hezel, H. Lauer: FPGAs zur Echtzeit-Bildverarbeitung mit 1D/2D-FIR-Filteroperationen. Image Processing and Machine Vision, 213–218, VDI Berichte 1572, (2000), Düsseldorf

    Google Scholar 

  3. B. Jähne: Practical Handbook on image processing for scientific applications, CRC Press LLC, Boca Raton, FL, (1997)

    MATH  Google Scholar 

  4. O. Brosch, P. Dillinger, K. Kornmesser, A. Kugel, R. Männer, M. Sessler, H. Simmler, H. Singpiel, S. Rühl, R. Lay and K.-H. Noffz, L. Levinson: MicroEnable-A Reconfigurable FPGA Coprocessor. 4th Worksh. on Electronics for LHC Experimentsi, Rome, Italy, (1998), 402–406

    Google Scholar 

  5. Embedded Solutions Ltd.: Handel-C Language Reference Manual (Version 2.1)

    Google Scholar 

  6. J. Madsen: LYCOS: The Lyngby Co-Systhesis System. Design Automation for Embedded Systems, vol. 2, nr. 2 (1997)

    Google Scholar 

  7. R. K. Gupta, G. De Micheli: System Synthesis Via Hardware-Software Co-Design. Computer system Labority, Stanford University (1992)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Rühl, S., Dillinger, P., Hezel, S., Männer, R. (2001). Generative Development System for FPGA essors with Active Components . In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_53

Download citation

  • DOI: https://doi.org/10.1007/3-540-44687-7_53

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42499-4

  • Online ISBN: 978-3-540-44687-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics