Compiler-Driven Leakage Energy Reduction in Banked Register Files

  • David Atienza
  • Praveen Raghavan
  • José L. Ayala
  • Giovanni De Micheli
  • Francky Catthoor
  • Diederik Verkest
  • Marisa Lopez-Vallejo
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)


Tomorrow’s embedded devices need to run high-resolution multimedia applications which need an enormous computational complexity with a very low energy consumption constraint. In this context, the register file is one of the key sources of power consumption and its inappropriate design and management can severely affect the performance of the system. In this paper, we present a new approach to reduce the energy of the shared register file in upcoming embedded VLIW architectures with several processing units. Energy savings up to a 60% can be obtained in the register file without any performance penalty. It is based on a set of hardware extensions and a compiler-based energy-aware register assignment algorithm that enable the de/activation of parts of the register file (i.e. sub-banks) in an independent way at run-time, which can be easily included in these embedded architectures.


Bank Register Register Allocation Shared Register Very Long Instruction Word Dynamic Voltage Scaling 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Wolf, W.: The Future of Multiprocessor Systems-on-Chips. In: Proceedings of DAC (2004)Google Scholar
  2. 2.
    ST Nomadik Multimedia Processor (2004),
  3. 3.
    Philips Nexperia - highly integrated programmable system-on-chip (mpsoc) (2004),
  4. 4.
    TI’s Omap platform (2004),
  5. 5.
    Kim, N.S., Austin, T., Blaauw, D., Mudge, T., Flautner, K., Hu, J., Irwin, M., Kandemir, M., Vijaykrishnan, N.: Leakage current: Moore’s law meets static power. Computer 36(12) (December 2003)Google Scholar
  6. 6.
    Viredaz, M., Wallacha, D.: Power evaluation of a handheld computer. IEEE Micro 23(1) (January 2003)Google Scholar
  7. 7.
    Bose, P., Brooks, M.J., Buyuktosunoglu, A., Cook, S., Das, K., Emma, P., Gschwind, M., Jacobson, I., Karkhanis, T., Kudva, P., Schuster, V., Smith, J., Srinivasan, U., Zyuban, V., Albonesi, D.H., Dwarkadas, S.: Early-stage definition of LPX: A low power issue-execute processor. In: Falsafi, B., VijayKumar, T.N. (eds.) PACS 2002. LNCS, vol. 2325, pp. 1–17. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  8. 8.
    Lambrechts, A., Raghavan, P., Leroy, A., Jayapala, M., Vander Aa, T., Catthoor, F., et al.: Power breakdown analysis for a heterogeneous noc platform running a video application. In: Proceedings of ASAP (June 2005)Google Scholar
  9. 9.
    Abella, J., Gonzalez, A.: On reducing register file pressure and energy in multiple-banked register files. In: Proceedings of ICCD (2003)Google Scholar
  10. 10.
    Op de Beeck, P., Barat, F., Jayapala, M., Lauwereins, R.: CRISP: A template for reconfigurable instruction set processors. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, p. 296. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  11. 11.
    Philips PDSL. Coolflux dsp (2005)Google Scholar
  12. 12.
    Glokler, T., Meyr, H.: Design of Energy-Efficient Application-Specific Instruction Set Processors. Kluwer Academic Publishers, AH Dordrecht (2002)Google Scholar
  13. 13.
    Altera. Nios embedded processor system developement (2001)Google Scholar
  14. 14.
    Gonzalez, R.E.: Xtensa: A configurable and extensible processor. IEEE Micro 20(2) (2002)Google Scholar
  15. 15.
    Biswas, P., Choudhary, V., Atasu, K., Pozzi, L., Ienne, P., Dutt, N.: Introduction of local memory elements in instruction set extensions. In: Proceedings of DAC (June 2004)Google Scholar
  16. 16.
    Yu, P., Mitra, T.: Characterizing embedded applications for instruction set extensible processors. In: Proceedings of DAC (June 2004)Google Scholar
  17. 17.
    Atasu, K., Pozzi, L., Ienne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: Proceedings of DAC (2003)Google Scholar
  18. 18.
    Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., Zafalon, R.: A power modeling and estimation framework for vliw-based embedded systems. In: Proceedings of PATMOS, Yverdon Les Bains, Switzerland (September 2001)Google Scholar
  19. 19.
    Zyuban, V.V., Kogge, P.M.: The energy complexity of register files. In: Proceedings of ISLPED (1998)Google Scholar
  20. 20.
    Seznec, A., Toullec, E., Rochecouste, O.: Reducing register ports for higher speed and lower energy. In: Proceedings of MICRO (2002)Google Scholar
  21. 21.
    Zyuban, V.V., Kogge, P.M.: Inherently lower-power high-performance superscalar architectures. IEEE Transactions on Computers 50(3) (March 2001)Google Scholar
  22. 22.
    Park, I., Powell, M.D., Vijaykumar, T.N.: Reducing register ports for higher speed and lower energy. In: Proceedings of MICRO (2002)Google Scholar
  23. 23.
    Koen, J.P., Langendoen, K., Sips, H.J.: Application-directed voltage scaling. IEEE Transactions on Very Large Scale Integration (TVLSI) 11(5) (October 2003)Google Scholar
  24. 24.
    Akturan, C., Jacome, M.F.: Caliber: A software pipelining algorithm for clustered embedded VLIW processors. In: Proceedings of ICCAD (2001)Google Scholar
  25. 25.
    Ayala, J.L., López-Vallejo, M., Veidenbaum, A.: Energy-efficient register renaming in high-performance processors. In: Proceedings of WASP (2003)Google Scholar
  26. 26.
    Ayala, J.L., López-Vallejo, M.: Improving register file banking with a power-aware unroller. In: Proceedings of PARC (2004)Google Scholar
  27. 27.
    Trimedia Technologies Inc. Trimaran: An infrastructure for research in instruction-level parallelism (1999),
  28. 28.
    Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D.: Empirical power model for register files. In: Workshop on Media and Streaming Processors (with MICRO-38) (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • David Atienza
    • 1
    • 2
  • Praveen Raghavan
    • 3
    • 4
  • José L. Ayala
    • 5
  • Giovanni De Micheli
    • 1
  • Francky Catthoor
    • 3
    • 4
  • Diederik Verkest
    • 3
    • 6
  • Marisa Lopez-Vallejo
    • 5
  1. 1.Laboratoire des Systemes Integres (LSI)Ecole Polytechnique Federale de Lausanne (EPFL)Switzerland
  2. 2.Computer Architecture and Automation Department (DACYA)Universidad Complutense de Madrid (UCM)Spain
  3. 3.Digital Design Technology Group (DDT)Inter-University Micro-Electronics Center (IMEC) vzwHeverleeBelgium
  4. 4.ESATKatholic University of Leuven (KUL)HeverleeBelgium
  5. 5.Depto. de Ingenieria Electronica (DIE)Universidad Politecnica de Madrid, (UPM)Spain
  6. 6.Electrical EngineeringVrije UniversiteitBrusselsBelgium

Personalised recommendations