Modeling and Validating Distributed Embedded Real-Time Systems with VDM++

  • Marcel Verhoef
  • Peter Gorm Larsen
  • Jozef Hooman
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4085)


The complexity of real-time embedded systems is increasing, for example due to the use of distributed architectures. An extension to the Vienna Development Method (VDM) is proposed to address the problem of deployment of software on distributed hardware. The limitations of the current notation are discussed and new language elements are introduced to overcome these deficiencies. The impact of these changes is illustrated by a case study. A constructive operational semantics is defined in VDM++ and validated using VDMTools. The associated abstract formal semantics, which is not specific to VDM, is presented in this paper. The proposed language extensions significantly reduce the modeling effort when describing distributed real-time systems in VDM++ and the revised semantics provides a basis for improved tool support.


Computation Resource Operational Semantic Instruction Sequence Duration Statement Concrete Syntax 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Van den Berg, M., Verhoef, M., Wigmans, M.: Formal Specification of an Auctioning System Using VDM++ and UML – an Industrial Usage Report. In: Fitzgerald, J., Larsen, P.G. (eds.) VDM in Practice, pp. 85–93 (1999)Google Scholar
  2. 2.
    Hörl, J., Aichernig, B.K.: Validating Voice Communication Requirements using Lightweight Formal Methods. IEEE Software 13(3), 21–27 (2000)Google Scholar
  3. 3.
    Fitzgerald, J., Larsen, P.G., Mukherjee, P., Plat, N., Verhoef, M.: Validated Designs for Object–oriented Systems. Springer, Heidelberg (2005)zbMATHGoogle Scholar
  4. 4.
    Kurita, T., Oota, T., Nakatsugawa, Y.: Formal Specification of an IC for Cellular Phones. In: Proceedings of Software Symposium 2005, Software Engineering Association of Japan, pp. 73–80 (2005) (in Japanese)Google Scholar
  5. 5.
    Verhoef, M.: On the Use of VDM++ for Specifying Real-time Systems. In: Proc. First Overture Workshop (2005)Google Scholar
  6. 6.
    Andrews, D.J., Larsen, P.G., Hansen, B.S., Brunn, H., Plat, N., Toetenel, H., Dawes, J., Parkin, G., et al.: Vienna Development Method – Specification Language – Part 1: Base Language, ISO/IEC 13817-1 (1996)Google Scholar
  7. 7.
    Mukherjee, P., Bousquet, F., Delabre, J., Paynter, S., Larsen, P.G.: Exploring Timing Properties Using VDM++ on an Industrial Application. In: Bicarregui, J., Fitzgerald, J. (eds.) The Second VDM Workshop (2000)Google Scholar
  8. 8.
    Larsen, P.G., Lassen, P.B.: An Executable Subset of Meta-IV with Loose Specification. In: Prehn, S., Toetenel, H. (eds.) VDM 1991. LNCS, vol. 551, pp. 604–618. Springer, Heidelberg (1991)Google Scholar
  9. 9.
    Lano, K.: Logic Specification of Reactive and Real-time Systems. Journal of Logic and Computation 8(5), 679–711 (1998)zbMATHCrossRefMathSciNetGoogle Scholar
  10. 10.
    Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System Architecture Evaluation Using Modular Performance Analysis – A Case Study. Software Tools for Technology Transfer (to appear, 2006)Google Scholar
  11. 11.
    Hendriks, M., Verhoef, M.: Timed Automata Based Analysis of Embedded System Architectures. In: Proc. WPDRTS 2006. IEEE, Los Alamitos (2006)Google Scholar
  12. 12.
    Hooman, J., van der Zwaag, M.: A Semantics of Communicating Reactive Objects with Timing. Software Tools for Technology Transfer 8(2), 97–112 (2006)CrossRefGoogle Scholar
  13. 13.
    Reggio, G., Astesiano, E., Choppy, C., Hussmann, H.: Analysing UML Active Classes and Associated Statecharts - a Lightweight Formal Approach. In: Maibaum, T. (ed.) FASE 2000. LNCS, vol. 1783, pp. 127–146. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  14. 14.
    Bennet, A., Field, A.J., Woodside, M.C.: Experimental Evaluation of the UML Profile for Schedulability, Performance and Time. In: Baar, T., Strohmeier, A., Moreira, A., Mellor, S.J. (eds.) UML 2004. LNCS, vol. 3273, pp. 143–157. Springer, Heidelberg (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Marcel Verhoef
    • 1
  • Peter Gorm Larsen
    • 2
  • Jozef Hooman
    • 3
  1. 1.Chess Information Technology and Radboud University NijmegenNL
  2. 2.Engineering College of AarhusDenmark
  3. 3.Embedded Systems Institute and Radboud University NijmegenNL

Personalised recommendations