Power Aware H.264/AVC Video Player on PAC Dual-Core SoC Platform

  • Jia-Ming Chen
  • Chih-Hao Chang
  • Shau-Yin Tseng
  • Jenq-Kuen Lee
  • Wei-Kuan Shih
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4096)

Abstract

This paper proposes a novel power-aware scheme of H.264/AVC video player for the PAC SoC platform based on its modern dual-core architecture with DVFS capability. Energy/power is saved by the global view of power state transitions on the dual-core subsystem according to a user’s behaviors of playing a video. When the user stays in continuous video decoding, a fine-grain power-aware scheme is devised to save the energy/power in advance. Especially the fine-grain model is suitable for any standard coded H.264/AVC video without extra modifications. We also discuss a workable reduction technique when imprecise video decoding time is permitted under soft real-time constraint. For a similar SoC platform with the dual-core architecture and DVFS capability, the idea presented here is, to the best of our knowledge, the first power-aware design of H.264/AVC video player.

Keywords

Power-aware Dual-Core SoC DVFS H.264/AVC 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Wiegand, T., Sullivan, G.J., Bjntegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology 12(7), 560–576 (2003)CrossRefGoogle Scholar
  2. 2.
    Sullivan, G.J., Topiwala, P., Luthra, A.: The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions. In: SPIE Conference on Applications of Digital Image Processing, part 1, August 2004, vol. 5558, pp. 454–474 (2004)Google Scholar
  3. 3.
    Horowitz, M., Joch, A., Kossentini, F., Hallapuro, A.: H.264/AVC baseline profile decoder complexity analysis. IEEE Transactions on Circuits and Systems for Video Technology 13(7), 704–716 (2003)CrossRefGoogle Scholar
  4. 4.
    Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., Wedi, T.: Video Coding with H.264/AVC: tools, performance, and complexity. IEEE Circuit and Systems magazine Q1, 7–28 (2004)CrossRefGoogle Scholar
  5. 5.
    Kalva 1, H., Furht, B.: Complexity Estimation of the H.264 Coded Video Bitstreams. The Computer Journal Advance Access published (June 24, 2005)Google Scholar
  6. 6.
    Nurvitadhi, E., Lee, B., Yu, C., Kim, M.: A Comparative Study of Dynamic Voltage Scaling Techniques for Low-Power Video Decoding. In: International Conference on Embedded Systems and Applications, June 2003, pp. 23–26 (2003)Google Scholar
  7. 7.
    Choi, K., Soma, R., Pedram, M.: Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding. In: Proceedings of the 41st annual conference on Design automation, June 2004, pp. 7–11 (2004)Google Scholar
  8. 8.
    Lee, S.: Low-Power Video Decoding on Variable Voltage Processor for Mobile Multimedia Applications. ETRI Journal 27(5), 504–510 (2005)CrossRefGoogle Scholar
  9. 9.
    Song, J., Shepherd, T., Chau, M., Huq, A., Syed, L., Roy, S., Thippana, A., Shi, K., Ko, U.: A Low Power Open Multimedia Application Platform for 3G Wireless. In: Proceedings of IEEE International SoC Conference, September 17-20, 2003, pp. 377–380 (2003)Google Scholar
  10. 10.
    Knight, W.: Two heads are better than one [dual-core processors]. IEE Review 51(9), 32–35 (2005)CrossRefGoogle Scholar
  11. 11.
    Teng, Z., Liu, P., Lai, L.: Physical design of dual-core system-on-chip. In: Proceedings of IEEE International Workshop on VLSI Design and Video Technology, May 2005, pp. 36–39 (2005)Google Scholar
  12. 12.
    Texas Instruments Inc., white paper of SmartReflexTM Technologies, SmartReflexTM power and performance management technologies — reduced power consumption, optimized performance (September 2005), http://focus.ti.com/pdfs/wtbu/smartreflex_whitepaper.pdf
  13. 13.
    Lu, J.-M., et al.: DVFS SoC Architecture and Implementation. In: SoC Technology Journal, Taiwan, November 2005, vol. 3, pp. 84–91 (2005)Google Scholar
  14. 14.
    Pouwelse, J., Langendoen, K., Lagendijk, R., Sips, H.: Power Aware Video Decoding. In: Proc. Picture Coding Symposium, pp. 303–306 (2001)Google Scholar
  15. 15.
    Choi, K., Dantu, K., Cheng, W., Pedram, M.: Frame-Based Dynamic Voltage and Frequency Scaling for a MPEG Decoder. In: Proc. Int’l Conf. Computer-Aided Design, pp. 732–737 (2002)Google Scholar
  16. 16.
    Bavier, A.C., Montz, A.B., Peterson, L.L.: Predicting MPEG execution times. In: Proceedings of ACM SIGMETRICS 1998, vol. 97, pp. 131–140 (1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Jia-Ming Chen
    • 1
  • Chih-Hao Chang
    • 2
  • Shau-Yin Tseng
    • 2
  • Jenq-Kuen Lee
    • 1
  • Wei-Kuan Shih
    • 1
  1. 1.Department of Computer ScienceNational Tsing Hua UniversityHsinchuTaiwan
  2. 2.SoC Integration Division of STCITRIHsinchuTaiwan

Personalised recommendations