Advertisement

An Intra-task DVS Algorithm Exploiting Program Path Locality for Real-Time Embedded Systems

  • G. Sudha Anil Kumar
  • G. Manimaran
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3769)

Abstract

In this paper, we present a novel intra-task Dynamic Voltage Scheduling (DVS) algorithm based on the knowledge of frequently executed paths in the control flow graph for real-time embedded systems. The basic idea is to construct a common path composing all the frequently executed paths (hot-paths) and perform DVS scheduling based on this common path, rather than the most probable path. We compare the performance (energy consumption) of our algorithm with a recently proposed algorithm. Our simulation results show that the proposed algorithm performs better than the existing algorithm for most of the simulated conditions. We also identify interesting research problems in this context.

Keywords

Basic Block Computational Unit Computation Unit Normalize Energy Consumption Common Path 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Pillai, P., Shin, K.G.: Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems. In: ACM Symp. on O.S Principles, pp. 89–102 (2001)Google Scholar
  2. 2.
    Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: Proc. of ACM Design Automation Conference(DAC), pp. 806–809 (2000)Google Scholar
  3. 3.
    Shin, D., Kim, J., Lee, S.: Intra-task voltage scheduling on DVS-enabled hard real-time systems. IEEE transactions on CAD 24(9) (September 2005)Google Scholar
  4. 4.
    Shin, D., Kim, J., Lee, S.: Intra-task Voltage Scheduling for Low-energy Hard Real-Time Applications. IEEE D & T of Comp. 18(2), 20–30 (2001)CrossRefMathSciNetGoogle Scholar
  5. 5.
    Seo, J., Kim, T., Chung, K.S.: Profile-Based Optimal Intra-task Voltage Scheduling for Hard Real-Time Applications. In: Proc. of ACM Design Automation Conference(DAC), pp. 87–92 (June 2004)Google Scholar
  6. 6.
    Transmeta Corporation. Crusoe Processor (June 2000), http://www.transmeta.com
  7. 7.
    Ball, T., Mataga, P., Sagiv, M.: Edge Profiling versus Path Profiling: The Showdown. In: Proc. of ACM SIGPLAN-SIGACT symposium on principles of programming languages, pp. 134–148 (January 1998)Google Scholar
  8. 8.
    Anil Kumar, G.S., Manimaran, G.: An intra-task DVS algorithm exploiting path probabilities for real-time systems. SIGBED Review, special issue on 11th IEEE RTAS Work-in-Progress 2(2) (April 2005)Google Scholar
  9. 9.
    El-Rewini, H., Ali, H.H.: Static Scheduling of Conditional Branches in Parallel Programs. Journal of parallel and Distributed Comp. 24, 41–54 (1995)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • G. Sudha Anil Kumar
    • 1
  • G. Manimaran
    • 1
  1. 1.Real-Time Computing and Networking Laboratory, Dept. of Electrical and Computer EngineeringIowa State UniversityAmesUSA

Personalised recommendations