Dynamic Voltage Scaling for Power Aware Fast Fourier Transform (FFT) Processor
In recent years, power dissipation in CMOS circuits has grown exponentially due to the fast technology scaling and the increase in complexity. Supply Voltage scaling is an effective technique to reduce dynamic power dissipation due to the non-linear relationship between dynamic power and Vdd. In other words, Vdd can be scaled freely except with limitation for below threshold voltage operation. The dynamic voltage scaling architecture mainly consists of dc-dc power regulator which is customised to produce variability on the Vdd. The implemented architecture can dynamically vary the Vdd from 300 mV to 1.2V, with initial setup time of 1.5 μsec. This paper investigates the effect of DVS on dynamic power dissipation in a Fast Fourier Transform multiplier core. Implementation of DVS on the multiplier blocks has shown 25% of average power reduction. The design was implemented using 0.12μm ST-Microelectronic 6-metal layer CMOS dual- process technology.
KeywordsFast Fourier Transform Pulse Width Modulator Charge Pump Fast Fourier Transform Algorithm Dynamic Voltage Scaling
Unable to display preview. Download preview PDF.
- 2.Rabey, J.M., et al.: Digital Integrated Circuits, A Design Perspective, 2nd edn. Pearson Education Inc., London (2003)Google Scholar
- 3.Fitrio, D., Stojcevski, A., Singh, J.: Subthreshold leakage current reduction techniquesfor static random access memory. In: Smart Structures, Devices, and Systems II, vol. 5649, pp. 673–683 (2005)Google Scholar
- 5.CMOS Technology. DAC Proceedings (1997)Google Scholar
- 8.Smith, S.W.: The Scientist and Engineer’s Guide to Digital Signal Processing. California Technical Publishing (1998)Google Scholar
- 9.Baek, J.H., Son, B.S., Jo, B.G., Sunwoo, M.H., Oh, S.K.: A continuous flow mixed-radix FFT architecture with an in-place algorithm (2003)Google Scholar
- 10.Lihong, J., Yonghong, G., Jouni, I., Hannu, T.: A new VLSI-oriented FFT algorithm and implementation (1998)Google Scholar
- 11.Melander, J., Widhe, T., Palmkvist, K., Vesterbacka, M., Wanhammar, L.: An FFT processor based on the SIC architecture with asynchronous PE (1996)Google Scholar
- 12.Kulkarni, G.R., Udpikar, V.: An integrated facility for data acquisition and analysis of biomedical signals. Case studies on VEP, IVS (1995)Google Scholar
- 13.Lin, W., Mittra, E., Berman, C., Rubin, C., Qin, Y.X.: Measurement of ultrasoundphase velocity in trabecular bone using adaptive phase tracking (2002)Google Scholar
- 14.Lisha, S., Minfen, S., Chan, F.H.Y.: A method for estimating the instantaneous frequency of non-stationary heart sound signals (2003)Google Scholar
- 15.Moller, F., Bisgaard, N., Melanson, J.: Algorithm and architecture of a 1 V low powerhearing instrument DSP (1999)Google Scholar
- 17.Yang, S., Powell, M.D., Falsafi, B., Roy, K., Vijaykumar, T.N.: An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches. Int. Symp. High Performance Computer Architecture (2001)Google Scholar