Application of Parallel Adaptive Computing Technique to Polysilicon Thin-Film Transistor Simulation

  • Yiming Li
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3726)


In this paper, parallel adaptive finite volume simulation of polysilicon thin-film transistor (TFT) is developed using dynamic domain partition algorithm on a PC-based Linux cluster with message passing interface libraries. A set of coupled semiconductor device equations together with a two-dimensional model of grain boundary for polysilicon TFT is formulated. For the numerical simulation of polysilicon TFT, our computational technique consists of the Gummel’s decoupling method, an adaptive 1-irregular meshing technique, a finite volume approximation, a monotone iterative method, and an a posteriori error estimation method. Parallel dynamic domain decomposition of adaptive computing technique provides scalable flexibility to simulate polysilicon TFT devices with highly complicated geometry. This parallel approach fully exploits the inherent parallelism of the monotone iterative method. Implementation shows that a well-designed load balancing simulation significantly reduces the execution time up to an order of magnitude. Numerical results are presented to show good efficiency of the parallelization technique in terms of different computational benchmarks.


Domain Decomposition Message Passing Interface Error Indicator Very Large Scale Integration Monotone Iterative Method 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Singh, J., Zhang, S., Wang, H., Chan, M.: A unified predictive TFT model with capability for statistical simulation. In: Proc. Int. Semicond. Dev. Research Symp., pp. 657–660 (2001)Google Scholar
  2. 2.
    Lee, M.-C., Han, M.-K.: Poly-Si TFTs with asymmetric dual-gate for kink current reduction. IEEE Elec. Dev. Lett. 25, 25–27 (2004)CrossRefGoogle Scholar
  3. 3.
    Armstrong, G.A., Ayres, J.R., Brotherton, S.D.: Numerical simulation of transient emission from deep level traps in polysilicon thin film transistors. Solid-State Elec. 41, 835–845 (1997)CrossRefGoogle Scholar
  4. 4.
    Sze, S.M.: Physics of Semiconductor Devices. Wiley-Interscience, New York (1981)Google Scholar
  5. 5.
    Selberherr, S.: Analysis and Simulation of Semiconductor Devices. Springer, Heidelberg (1984)Google Scholar
  6. 6.
    Bolognesi, A., Berliocchi, M., Manenti, M., Carlo, A., Di, L.P., Lmimouni, K., Dufour, C.: Effects of grain boundaries, field-dependent mobility, and interface trap states on the electrical characteristics of pentacene TFT. IEEE Trans. Elec. Dev. 51, 1997–2003 (2004)CrossRefGoogle Scholar
  7. 7.
    Chan, V.W., Chan, P.C.H., Yin, C.: The effects of grain boundaries in the electrical characteristics of large grain polycrystalline thin-film transistors. IEEE Trans. Elec. Dev. 49, 1384–1391 (2002)CrossRefGoogle Scholar
  8. 8.
    Li, Y., Yu, S.-M.: A Parallel Adaptive Finite Volume Method for Nanoscale Double-gate MOSFETs Simulation. J. Comput. Appl. Math. 175, 87–99 (2005)zbMATHCrossRefMathSciNetGoogle Scholar
  9. 9.
    Li, Y.: A Parallel Monotone Iterative Method for the Numerical Solution of Multidimensional Semiconductor Poisson Equation. Comput. Phys. Commun. 153, 359–372 (2003)CrossRefzbMATHGoogle Scholar
  10. 10.
    Lin, H.-Y., Li, Y., Lee, J.-W., Chiu, C.-M., Sze, S.M.: A Unified Mobility Model for Excimer Laser Annealed Complementary Thin Film Transistors Simulation. In: Tech. Proc. Nanotech. Conf., vol. 2, pp. 13–16 (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Yiming Li
    • 1
  1. 1.Department of Communication Engineering, Microelectronics and Information Systems Research CenterNational Chiao Tung UniversityHsinchuTaiwan

Personalised recommendations