Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications
The energy efficiency of a 0.25 μm general-purpose FIR filter design, based on two-phase clocking, versus a functionally equivalent benchmark, based on one-phase clocking, is demonstrated by means of measurements and transistor level simulations. Architectural improvements enable already a 20% energy savings of the two-phase clocking implementation. Yet, for the first time, the limitations imposed by the supply voltage (< 2.1 V) and the operating frequency (< 10 MHz) on the actual energy efficiency of this low-power strategy are investigated. Transistor level re-design is undertaken: a new slew-insensitive latch is presented and replaced inside the two-phase implementation. Spectre simulations point out the final 30% savings.
KeywordsSupply Voltage Delay Cell Clock Tree Transistor Level Clock Gating
Unable to display preview. Download preview PDF.
- 2.Arm, C., Masgonty, J., Piguet, C.: Double-Latch Clocking Scheme for Low-Power I.P. Cores. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol. 1918, pp. 217–224. Springer, Heidelberg (2000)Google Scholar
- 5.Zyuban, V., Meltzer, D.: Clocking Strategies and Scannable Latches for Low Power Applications. In: ISLPED, pp. 346–351 (2001)Google Scholar