Advertisement

SystemQ: A Queuing-Based Approach to Architecture Performance Evaluation with SystemC

  • Sören Sonntag
  • Matthias Gries
  • Christian Sauer
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3553)

Abstract

Platform architectures for modern embedded systems are increasingly heterogeneous and parallel. Early design decisions, such as the allocation of hardware resources and the partitioning of functionality onto architecture building blocks, become even more complex and important for the resulting design quality. To effectively support designers during the concept phase we base our design flow SystemQ on queuing systems. We show how by starting with a performance model the system’s behavior and structure can be refined systematically. SystemQ is implemented in SystemC and seamlessly supports the refinement of SystemQ models down to established transaction and RT levels. Compared with existing approaches, SystemQ’s formalism exposes transaction scheduling as one key aspect of the system’s performance and allows the modeling of time and resource workload-dependent behavior. A case study underpins the usefulness of SystemQ’s approach by evaluating a network access platform at three refinement levels.

Keywords

Service Time Abstraction Level Concept Phase Dynamic Load Balance Platform Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Keutzer, K., Malik, S., Newton, A.R., et al.: System level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on CAD 19 (2000)Google Scholar
  2. 2.
    de Kock, E.A., Smits, W.J.M., van der Wolf, P., et al.: YAPI: Application modeling for signal processing systems. In: DAC (2000)Google Scholar
  3. 3.
    Kleinrock, L.: Queueing Systems, Volume I: Theory. John Wiley & Sons, Chichester (1975)Google Scholar
  4. 4.
    Baskett, F., Chandy, K.M., Muntz, R.R., Palacios, F.G.: Open, closed, and mixed networks of queues with different classes of customers. Journal of the ACM 22 (1975)Google Scholar
  5. 5.
    Grötker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer, Dordrecht (2002)Google Scholar
  6. 6.
    Balarin, F., Watanabe, Y., Hsieh, H., et al.: Metropolis: An integrated electronic system design environment. IEEE Computer 36 (2003)Google Scholar
  7. 7.
    Pimentel, A., Hertzberger, L., Lieverse, P., et al.: Exploring embedded-systems architectures with Artemis. IEEE Computer 34 (2001)Google Scholar
  8. 8.
    Kohler, E., Morris, R., Chen, B., et al.: The Click modular router. ACM Transactions on Computer Systems 18 (2000)Google Scholar
  9. 9.
    Paulin, P., Pilkington, C., Bensoudane, E.: StepNP: A system-level exploration platform for network processors. IEEE Design & Test of Computers 19 (2002)Google Scholar
  10. 10.
    Wieferink, A., Kogel, T., Leupers, R., et al.: A system level processor/communication co-exploration methodology for multi-processor SoC platforms. In: DATE (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Sören Sonntag
    • 1
  • Matthias Gries
    • 2
  • Christian Sauer
    • 2
  1. 1.Infineon Technologies, Wireline CommunicationsMunichGermany
  2. 2.Infineon Technologies, Corporate ResearchMunichGermany

Personalised recommendations