Advertisement

Modeling NoC Architectures by Means of Deterministic and Stochastic Petri Nets

  • H. Blume
  • T. von Sydow
  • D. Becker
  • T. G. Noll
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3553)

Abstract

The design of appropriate communication architectures for complex Systems-on-Chip (SoC) is a challenging task. One promising alternative to solve these problems are Networks-on-Chip (NoCs). Recently, the application of deterministic and stochastic Petri-Nets (DSPNs) to model on-chip communication has been proven to be an attractive method to evaluate and explore different communication aspects. In this contribution the modeling of basic NoC communication scenarios featuring different processor cores, network topologies and communication schemes is presented. In order to provide a test bed for the verification of modeling results a state-of-the-art FPGA-platform has been utilized. This platform allows to instantiate a soft-core processor network which can be adapted in terms of communication network topologies and communication schemes. It will be shown that DSPN modeling yields good prediction results at low modeling effort. Different DSPN modeling aspects in terms of accuracy and computational effort are discussed.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Jantsch, A., Tenhunen, H.: Networks on Chip. Kluwer Academic Publishers, Dordrecht (2003)Google Scholar
  2. 2.
    Nurmi, J., Tenhunen, H., Isoaho, J., Jantsch, A.: Interconnect Centric Design for Advanced SoC and NoC. Kluwer Academic Publishers, Dordrecht (2004)Google Scholar
  3. 3.
    Kogel, T., Doerper, M., Wieferink, A., Leupers, R., Ascheid, G., Meyr, H., Goossens, S.: A modular simulation framework for architectural exploration of on-chip interconnection networks. In: CODES+ISSS, pp. 7–12 (2003)Google Scholar
  4. 4.
    Madsen, J., Mahadevan, S., Virk, K.: Network-centric system-level model for multiprocessor soc simulation. In: Nurmi, J. (ed.) Interconnect Centric Design for Advanced SoC and NoC, Kluwer Academic Publishers, Dordrecht (2004)Google Scholar
  5. 5.
    Lahiri, K., Raghunathan, A., Dey, S.: System-level performance analysis for designing on-chip communication architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 20, 768–783 (2001)CrossRefGoogle Scholar
  6. 6.
    Plosila, J., Seceleanu, T., Sere, K.: Network-centric system-level model for multiprocessor soc simulation. In: Nurmi, J. (ed.) Interconnect Centric Design for Advanced SoC and NoC. Kluwer Academic Publishers, Dordrecht (2004)Google Scholar
  7. 7.
    Mickle, M.H.: Transient and steady-state performance modeling of parallel processors. Applied Mathematical Modelling 22, 533–543 (1998)CrossRefGoogle Scholar
  8. 8.
    Kleinrock, L.: Queueing Systems, vol. 1. John Wiley and Sons, Chichester (1975)MATHGoogle Scholar
  9. 9.
    Blume, H., von Sydow, T., Noll, T.G.: Performance analysis of soc communication by application of deterministic and stochastic petri nets. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol. 3133, pp. 484–493. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  10. 10.
    Ciardo, G., Charkasova, L., Kotov, V., Rokicki, T.: Modeling a scalable high-speed interconnect with stochastic petri nets. In: Proc. of the Sixth International Workshop on Petri Nets and Performance Models PNPM 1995, pp. 83–94 (1995)Google Scholar
  11. 11.
    Altera: Nios Embedded Processor Software Development Reference Manual (2001)Google Scholar
  12. 12.
    Lindemann, C.: Performance Modeling with Deterministic and Stochastic Petri Nets. John Wiley and Sons, Chichester (1998)Google Scholar
  13. 13.
    Petri net tools data base (2004), http://www.daimi.au.dk/PetriNets
  14. 14.
    DSPNexpress (2003), http://www.dspnexpress.de
  15. 15.
    Altera: Avalon: Bus specification manual (2003), http://www.altera.com/literature/manual/mnl_avalon_bus.pdf
  16. 16.

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • H. Blume
    • 1
  • T. von Sydow
    • 1
  • D. Becker
    • 1
  • T. G. Noll
    • 1
  1. 1.Chair for Electrical Engineering and Computer SystemsRWTH Aachen UniversityAachen

Personalised recommendations