Advertisement

Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques

  • M. Glesner
  • H. Hinkelmann
  • T. Hollstein
  • L. S. Indrusiak
  • T. Murgan
  • A. M. Obeid
  • M. Petrov
  • T. Pionteck
  • P. Zipf
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3553)

Abstract

Reconfiguration emerged as a key concept to cope with constraints regarding performance, power consumption, design time and costs posed by the growing diversity of application domains. This work gives an overview of several relevant reconfigurable architectures and design techniques developed by the authors in different projects and emphasizes the effective role of reconfigurability in embedded system design.

Keywords

Maximal Ratio Combine Linear Minimum Mean Square Error Viterbi Decoder General Purpose Processor Forward Error Correction Code 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Murgan, T., Petrov, M., Majer, M., Zipf, P., Glesner, M., Heinkel, U., Pleickhardt, J., Bleisteiner, B.: Adaptive architectures for an OTN processor: Reducing design costs through reconfigurability and multiprocessing. ACM Computing Frontiers Conf., 408–414 (2004)Google Scholar
  2. 2.
    Petrov, M., Obeid, A.M., Murgan, T., Zipf, P., Brakensiek, J., Oelkrug, B., Glesner, M.: An adaptive trace-back solution for state-parallel Viterbi decoders. In: IFIP Intl. Conf. VLSI, Darmstadt, Germany, pp. 167–172 (2003)Google Scholar
  3. 3.
    Petrov, M., Murgan, T., Obeid, A.M., Chiţu, C., Zipf, P., Brakensiek, J., Glesner, M.: Dynamic power optimization of the trace-back process for the Viterbi algorithm. In: IEEE Intl. Symp. Circuits and Syst., Vancouver, Canada, pp. 721–724 (2004)Google Scholar
  4. 4.
    Obeid, A.M., García, A., Glesner, M.: A constraint length and throughput parameterizable architecture for Viterbi decoders. In: IEEE Int. Conf. Microelectronics (2004)Google Scholar
  5. 5.
    Obeid, A.M., García, A., Petrov, M., Glesner, M.: A multi-path high speed Viterbi decoder. In: IEEE Int. Conf. Electronics, Circuits and Syst. (2003)Google Scholar
  6. 6.
    He, S., Torkelson, M.: Design and implementation of a 1024-point pipeline FFT processor. In: IEEE Custom Integrated Circuits Conf., pp. 131–134 (1998)Google Scholar
  7. 7.
    Pionteck, T., Stiefmeier, T., Staake, T., Kabulepa, L., Glesner, M.: Integration dynamisch rekonfigurierbarer funktionseinheiten in prozessoren. In: Int. Conf. Architecture of Computing Systems (2004)Google Scholar
  8. 8.
    Hinkelmann, H., Pionteck, T., Kleine, O., Glesner, M.: Prozessorintegration und speicheranbindung dynamisch rekonfigurierbarer funktionseinheiten. In: Int. Conf. Architecture of Computing Systems (2004)Google Scholar
  9. 9.
    Rijpkema, E., Goossens, K., Rădulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., Wateralnder, E.: Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proc. Comput. Digital Techniques 150, 294–302 (2003)CrossRefGoogle Scholar
  10. 10.
    Kumar, S., Jantsch, A., Soininen, J.P., Forsell, M., Millberg, M., Öberg, J., Tiensyrjä, K., Hemani, A.: A network on chip architecture and design methodology. In: Proc. VLSI Ann. Symp., pp. 105–112 (2002)Google Scholar
  11. 11.
    Hollstein, T., Ludewig, R., Mager, C., Zipf, P., Glesner, M.: A hierarchical generic approach for on-chip communication, testing and debugging of SoCs. In: Proc. of VLSI-SoC (2003)Google Scholar
  12. 12.
    Hollstein, T., Zimmer, H., Hohenstern, S., Glesner, M.: HiNoC: A flexible multi-mode transmission network-on-chip platform. In: Proc. Baltic Electronics Conf. (2004)Google Scholar
  13. 13.
    Chelcea, T., Nowick, S.M.: Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In: Proc. Design Automation Conf., Las Vegas, CA (2001)Google Scholar
  14. 14.
    Mu, F., Svensson, C.: A 750 Mb/s 0.6 μm CMOS two-phase input port using self-tested self-synchronization. In: IEEE Int. Conf. Solid-State Circuits (1999)Google Scholar
  15. 15.
    Mead, C., Conway, L.: Introduction to VLSI Systems. Addison-Wesley, Reading (1980)Google Scholar
  16. 16.
    Zipf, P., Hinkelmann, H., Ashraf, A., Glesner, M.: A switch architecture and signal synchronization for GALS system-on-chips. In: Proc. Symp. Integrated Circuits and Syst. Design, Porto de Galinhas, Pernambuco, Brazil, pp. 210–215 (2004)Google Scholar
  17. 17.
    Xilinx Inc. Development System Reference Guide (2003), http://toolbox.xilinx.com/docsan/xilinx6/books/docs/dev/dev.pdf
  18. 18.
    Lee, E.A., Neuendorffer, S., Wirthlin, M.J.: Actor-oriented design of embedded hardware and software systems. Journal of Circuits, Systems, and Computers 12, 231–260 (2003)CrossRefGoogle Scholar
  19. 19.
    Hooli, K.: Equalization in WCDMA Terminals. PhD thesis, Oulu University Press (2003)Google Scholar
  20. 20.
    Harada, H., Prasad, R.: Simulation and Software Radio for Mobile Communication. Artech House Publishers (2002)Google Scholar
  21. 21.
    Bellows, P., Hutchings, B.L.: JHDL - an HDL for reconfigurable systems. In: Proc. FCCM 1998, Napa Valley, CA (1998)Google Scholar
  22. 22.
    Wirthlin, M.: Integration of JHDL and PtolemyII (2005), Available at http://www.ee.byu.edu/faculty/wirthlin/projects/ptjhdl.htm
  23. 23.
    Indrusiak, L.S., Lubitz, F., Reis, R., Glesner, M.: Ubiquitous access to reconfigurable hardware: Application scenarios and implementation issues. In: Proc. DATE, pp. 940–945 (2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • M. Glesner
    • 1
  • H. Hinkelmann
    • 1
  • T. Hollstein
    • 1
  • L. S. Indrusiak
    • 1
  • T. Murgan
    • 1
  • A. M. Obeid
    • 1
  • M. Petrov
    • 1
  • T. Pionteck
    • 1
  • P. Zipf
    • 1
  1. 1.Institute of Microelectronic SystemsDarmstadt University of TechnologyDarmstadtGermany

Personalised recommendations