Advertisement

Ultra Fast Cycle-Accurate Compiled Emulation of Inorder Pipelined Architectures

  • Stefan Farfeleder
  • Andreas Krall
  • Nigel Horspool
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3553)

Abstract

Emulation of one architecture on another is useful when the architecture is under design, when software must be ported to a new platform or is being developed for systems which are still under development, or for embedded systems that have insufficient resources to support the software development process. Emulation using an interpreter is typically slower than normal execution by up to 3 orders of magnitude. Our approach instead translates the program from the original architecture to another architecture while faithfully preserving its semantics at the lowest level. The emulation speeds are comparable to, and often faster than, programs running on the original architecture. Partial evaluation of architectural features is used to achieve such impressive performance, while permitting accurate statistics collection. Accuracy is at the level of the number of clock cycles spent executing each instruction (hence the description cycle-accurate).

Keywords

Basic Block Digital Signal Processor Single Instruction Multiple Data Program Counter Loop Body 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Austin, T., Larson, E., Ernst, D.: SimpleScalar: An infrastructure for computer system modeling. computer 35, 59–67 (2002)CrossRefGoogle Scholar
  2. 2.
    Schnarr, E., Larus, J.: Fast out-of-order processor simulation using memoization. In: Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII), ACM SIGPLAN, pp. 283–294. ACM Press, New York (1998)CrossRefGoogle Scholar
  3. 3.
    Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H., Hoffmann, A.: A universal technique for fast and flexible instruction-set architecture simulation. In: Proceedings of the 39th conference on Design automation, pp. 22–27. ACM Press, New York (2002)Google Scholar
  4. 4.
    May, C.: Mimic: a fast system/370 simulator. In: Papers of the Symposium on Interpreters and interpretive techniques, pp. 1–13. ACM Press, New York (1987)CrossRefGoogle Scholar
  5. 5.
    Sites, R.L., Chernoff, A., Kirk, M.B., Marks, M.P., Robinson, S.G.: Binary translation. Communications of the ACM 36, 69–81 (1993)CrossRefGoogle Scholar
  6. 6.
    Dehnert, J.C., Grant, B.K., Banning, J.P., Johnson, R., Kistler, T., Klaiber, A., Mattson, J.: The transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In: Proceedings of the International Symposium on Code Generation and Optimization, CGO 2003 (2003)Google Scholar
  7. 7.
    Cmelik, B., Keppel, D.: Shade: A fast instruction-set simulator for execution profiling. ACM SIGMETRICS Performance Evaluation Review 22, 128–137 (1994) Special Issue on Proceedings of the 1994 Conference on Measurement and Modeling of Computer Systems (SIGMETRICS 1994, 16–20 May 1994, Vanderbilt University, Nashville, TN, USA)CrossRefGoogle Scholar
  8. 8.
    Witchel, E., Rosenblum, M.: Embra: Fast and flexible machine simulation. In: Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. ACM SIGMETRICS Performance Evaluation Review, vol. 24,1, pp. 68–79. ACM Press, New York (1996)Google Scholar
  9. 9.
    Probst, M.: Dynamic binary translation. In: UKUUG Linux Developer’s Conference 2002 (2002)Google Scholar
  10. 10.
    Mills, C., Ahalt, S.C., Fowler, J.: Compiled instruction set simulation. Software – Practice and Experience 21, 877–889 (1991)CrossRefGoogle Scholar
  11. 11.
    Amicel, R., Bodin, F.: A new system for high-performance cycle-accurate compiled simulation. In: 5th International Workshop on Software and Compilers for Embedded Systems (2001)Google Scholar
  12. 12.
    Pees, S., Hoffmann, A., Meyr, H.: Retargetable compiled simulation of embedded processors using a machine description language. ACM Transactions on Design Automation of Electronic Systems 5, 815–834 (2000)CrossRefGoogle Scholar
  13. 13.
    Krall, A., Hirnschrott, U., Panis, C., Pryanishnikov, I.: xDSPcore: A Compiler-Based Configurable Digital Signal Processor. IEEE Micro 24, 67–78 (2004)CrossRefGoogle Scholar
  14. 14.
    Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hållberg, G., Högberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer 35, 50–58 (2002)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Stefan Farfeleder
    • 1
  • Andreas Krall
    • 1
  • Nigel Horspool
    • 2
  1. 1.Institut für ComputersprachenTU WienAustria
  2. 2.Department of Computer ScienceUniversity of VictoriaCanada

Personalised recommendations